

Date

04/12

Textbook :- Morris Mano, William Stallings  
Microprocessor :- A.K.Ray  
Advanced CA :- Hennessy


Date	04/12
Page No.	

## COMPUTER ORGANISATION

Syllabus:-


- ① Functionality of Computer
- ② Component of Computer

Computer :- It converts one form of data into another form under the control of program.  
(Execution of program)




While execution of program, one form of data is converted into another form. System functionality is execution of program.

Program :- Sequence of instructions along with data.



Instruction :-

There is an error because master doesn't understand hindi



To get a response from the master, we need to give instructions & data in Master understandable form.

Instruction:- Binary sequence which is designed inside the processor to perform some task.


Data:- Binary sequence which is associated with a value based on a weighing factor.

To execute a program we need 3 components:-

- ① CPU :- processing
- ② Memory :- storage
- ③ I/O Devices :- external communication

## Memory Organisation

Program is stored in the memory.



- Memory chip is divided into equal parts called as cell.
- Each cell is recognised by a unique no. called address.
- Address enable the memory cell.
- Each cell recognises two control signals, i.e.  $\overline{RD}$  (read) &  $\overline{WR}$  (write).

- When CPU wants to process the instructions, it generates a memory request to read/read the instructions from Memory.

Mem. Request :-

Address | CS → Control Signal (Read or Write)

↑  
where the instruction is present in memory

↑  
what type of operation we need to perform with the instruction

- \* For performing an operation, we need address & control signal both.

- Memory Address depends on the memory chip configuration.

## Memory Configuration

Memory chip configuration is represented using following format :-

64k x 8

64k x 16

64k x 32, & so on.

Consider 64k x 8 memory chip

(64k) x 8

↓  
capacity of the memory

based on capacity, we can define no. of mem. cells.

$$64 \times 2^6 \times 2^{10} = 2^{16} \text{ cells}$$

based on no. of mem. cells, we can calculate no. of address bits req. of enable a cell :- 16 bits (which is the power), no. of address lines req. = 16 bits

Mem. space :-

0000H to FFFFH  
(hexadecimal representation)

$$\uparrow \quad (0000)_{16}$$

based on no. of bits req., we determine Mem. map/Address space/Address range.

$$\therefore \text{Mem. map} = 0000^{16} (16 \text{ '0's}) \text{ to } 1^{16} (16 \text{ '1's}).$$

64K x (8)

it represents cell size

- Byte Addressable Mem.
- Word Addressable Mem.

### BYTE ADDRESS V/S WORD ADDRESS

- Byte Addressable Memory:-  
Each memory cell points to an 8-bit info.
- Word Addressable Memory:-  
Each memory cell points one word info.

Processor	Byte (B)	Word (W)
8-bit microprocessor	8 bits	8 bits
16-bit "	8 bits	16 bits
32-bit "	8 bits	32 bits
n-bit "	8 bits	n bits

Imp Word size depends on the word length of the processor, i.e. no. of bits processed by the processor at a time.

- Existing Mem. system requires Byte Addressable Memory because it is unambiguous.

NOTE:- The mem. system's default address space is byte addressable space.

64 KB → 64 kilo byte

Memory system is represented by bytes, & not by words.

★ Word is ambiguous, because it is diff. for diff. processors.

NOTE:- When processor word size is greater than the memory cell size, then there is need for accessing multiple memory cells.

e.g.

16 bit processor :-

MOV AX, [2000] → Memory Address

mnemonic (user understandable format) → destination → AX represents register

converted into machine understandable format, i.e. Opcode

\* Opcode indicates the type of operation, that MOV is data transfer operation.

[2000] → Source

↓  
Memory Address

↓  
8 bits

[Byte Addressable Memory]

size of register = 16 bits  
[Register size is the value of n in n-bit processor]

\* To transfer the mem. content, we need to transfer 16 bit data, so we need to access 2 memory cells.

M[2000H]

& M[2001H]


MOV (R0), [2000] [32 bit microprocessor]

32 bit processor register

[2000H] represent only 8 bit data, so we need to access 4 cells for the transfer.

30 → [ M[2000H]  
M[2001H]  
M[2002H]  
M[2003H]

Memory:-



★ MOV AX, [2000H]

AX = 25 18 23  
 2001 contains higher byte      2000 contains lower byte

or

AX = 23 18  
 2001 contains lower byte      2000 contains higher byte

★ RO = 24 12 18 23      or      23 18 12 24

We don't know whether 2000H contains lower byte or higher byte.

As there is no order of data storage in the memory, the above instructions generates multiple outputs (ambiguity). To avoid ambiguity there is a need of memory address interpretation mechanism (Endianness (Endianness Mechanism)).

Endianness shows the order of data storage.

Little Endian

Big Endian

In Little Endian, the order of data storage is such that lower address contains lower byte & higher address contains higher byte, i.e.

4	3	2	1	0	Address
4	3	2	1	0	Byte

∴ acc. to little endian

$$AX = 18\ 23$$

In big endian, lower address contains higher byte & higher address contains lower byte, i.e.

4	3	2	1	0	Add.
0	1	2	3	4	Byte

∴ acc. to big endian

$$AX = 23\ 18$$

Note: Little endian mechanism is a default interpretation Mechanism.

$$RO = 24\ 12\ 18\ 23$$

(Little endian)

$$RO = 23\ 18\ 12\ 24$$

(big endian)

$$AX: \begin{array}{|c|c|} \hline 18 & 23 \\ \hline \end{array}$$

2001 2000  
(Little endian)

$$AX: \begin{array}{|c|c|} \hline 23 & 18 \\ \hline \end{array}$$

2001 2000  
(big endian)

$$RO: \begin{array}{|c|c|c|c|} \hline 24 & 12 & 18 & 23 \\ \hline \end{array}$$

2003 2002 2001 2000

$$RO: \begin{array}{|c|c|c|c|} \hline 23 & 18 & 12 & 24 \\ \hline \end{array}$$

2003 2002 2001 2000

• Control Signals:- The processor supports h/w pins to perform the operations to the externally connected components.

The pins are classified into 3 types:-

① Active Low pin

These pins are enabled when input is zero ('0').

They are denoted with "Pinname", e.g.

$$\overline{RD}, \overline{WR}, \overline{INTA}, \overline{CS}$$

### ② Active High Pin:-

These pins are enabled when their input is 1, they are denoted as "Pinname", e.g. ALE, INTR, HOLD, HLDA.

### ③ Time Multiplexed Pins:-

These pins carry two meanings, where the meaning is defined by another pin. The advantage is that it reduces the no. of pins.


e.g.  $AD_0-AD_7$  (8085)

Address/Data

The meaning of this pin is defined by ALE. When ALE is '1',  $AD_0-AD_7$  carries the address & when ALE is '0',  $AD_0-AD_7$  carries the data, so the selection i/p's of  $AD_0-AD_7$  is ALE.

Buffer:- It is the temporary storage where the i/p & o/p lines are always in the enable state, there is no locking.

i.e. when there is data in i/p lines, then immediately the data is transferred to the buffer, & when there is data in the buffer, the data is transferred immediately to the o/p lines, we can't lock data in buffer.




Latch:- Latch is also a temporary storage device, where the i/p & o/p lines are under the control of strobe & output-enable pins respec.

(STB)

(OE)




- STB
  - 0 → i/p lines are disabled & data can't be transferred from i/p lines to latch.
  - 1 → i/p lines are enabled & data can be transferred from the i/p lines to the latch
- OE
  - 0 → o/p lines are enabled, & data can be transferred from latch to the output lines
  - 1 → o/p lines are disabled, & data can't be transferred from latch to the o/p lines.



\* Latch may act as a buffer, but buffer can't act as a latch.  
 Latch will act as a buffer when STB is high & OE is low.

## Memory Interfacing :-




CPU: 2000H & RD  
 A15-A8, A1-A0

	$T_1$	$T_2$	$T_3$	$T_4$
ALE	1	0	0	0
$\overline{RD}$	0	1	0	

### Communication Channel i.e. Bus:-

There is a need of communication channel b/w the major components of the system, i.e. CPU, memory & I/O to satisfy the objective of the computer. This channel is called System Bus. The characteristic of Bus is shared transmission media. The limitation of the bus is only one transmission at a time.



CPU:- Master

Memory, I/O:- Slaves, these have the addresses  
 I/O address = port address, two operations are possible namely  $\overline{RD}$ ,  $\overline{WR}$ .

\* System bus consists 3 category of lines. to perform the communication named as:-

- ① Address Lines
- ② Data Lines
- ③ Control Lines.

(Unidirectional) Address Lines:- towards mem. & I/O, they are unidirectional, based on the no. of address lines we can determine the capacity of the system.

e.g. in 8085

$AD_0 - AD_7$   $A_8 - A_{15} = 16$  address lines

- $\Rightarrow 2^{16}$  cells
- $\Rightarrow 64K$  cells
- $\Rightarrow 64KB$

in 8086


$AD_0 - AD_{15}$   $A_{16} - A_{19} = 20$  address lines

- $\Rightarrow 2^{20}$  cells
- $\Rightarrow 2^{10} * 2^{10}$  cells
- $\Rightarrow 1K * 1K$  cells
- $\Rightarrow 1M$  cells
- $\Rightarrow 1MB$

e.g. Data buses  
 $D_0$  " ①  
 $D_1$  " ②  
 $D_2$  " ③  
 $D_3$  " ④  
 $D_4$  " ⑤

a system with 32 address lines:

- $\Rightarrow 2^{32}$  cells
- $\Rightarrow 2^2 * 2^{10} * 2^{10} * 2^{10}$
- $\Rightarrow 4 * 1K * 1K * 1K$
- $\Rightarrow 4 * 1M * 1K$
- $\Rightarrow 4 * 1G$
- $\Rightarrow 4G$  cells
- $\Rightarrow 4GB$



Data lines carry the data stored in the selected cell (from (i) to (ix)), each data line carry one bit from the selected cell. So, no. of data lines specifies the "WORD" length (not "BYTE" length)

(Bidirectional)

\* Data Lines:- These lines carry the binary sequence b/w CPU, memory & I/O, hence they are bidirectional. Based on the no. of data lines, the processor's word length depends. Based on word length, performance will be measured.


(Unidirectional)

\* Control Lines:- These lines carries the control & timing signals. Control signals are used to indicate the type of operation & timing signals are used to synchronise the mem. & I/O operations with processor clock.

	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	T <sub>4</sub>
E	1	0	0	0
D	0	1	0	0

### Communication Channel i.e. Bus:-

There is a need of communication channel b/w the major components of the system, i.e. CPU, memory & I/O to satisfy the objective of the computer. This channel is called system Bus. The characteristic of Bus is shared transmission media. The limitation of the bus is only one transmission at a time.



CPU:- Master

Memory, I/O:- Slaves, these have the addresses  
I/O address = port address, two operations are possible namely  $\overline{RD}$ ,  $\overline{WR}$ .

★ System bus consists 3 category of lines. to perform the communication named as -

- ① Address Lines
- ② Data Lines
- ③ Control Lines.

★ Address Lines:- towards mem. & I/O, they are unidirectional, based on the no. of address lines we can determine the capacity of the system.

e.g. in 8085

$AD_0 - AD_7$   $A_8 - A_{15} = 16$  address lines

$\Rightarrow 2^{16}$  cells

$\Rightarrow 64K$  cells

$\Rightarrow 64KB$

in 8086

$AD_0 - AD_{15}$   $A_{16} - A_{19} = 20$  address lines

$\Rightarrow 2^{20}$  cells

$\Rightarrow 2^{10} * 2^{10}$  cells

$\Rightarrow 1K * 1K$  cells

$\Rightarrow 1M$  cells

$\Rightarrow 1MB$

e.g. Data lines  
 $D_0$  carries ①  
 $D_1$  carries ②  
 $D_2$  " ③  
 $D_3$  " ④  
 $D_4$  " ⑤

a system with 32 address lines:

$\Rightarrow 2^{32}$  cells

$\Rightarrow 2^2 * 2^{10} * 2^{10} * 2^{10}$


$\Rightarrow 4 * 1K * 1K * 1K$

$\Rightarrow 4 * 1M * 1K$

$\Rightarrow 4 * 1G$

$\Rightarrow 4G$  cells

$\Rightarrow 4GB$





Data lines carry the data stored in the selected cell (from  $(i)$  to  $(x)$ ), each data line carries one bit from the selected cell. So, no. of data lines specified the "WORD" length (not "BYTE" length)

(Bidirectional)

★ Data Lines:- These lines carry the binary sequence b/w CPU, memory & I/O, hence they are bidirectional. Based on the no. of data lines, the processor's word length depends. Based on word length, performance will be measured.

(Unidirectional)

★ Control Lines:- These lines carries the control & timing signals. Control signals are used to indicate the type of operation & timing signals are used to synchronise the mem. & I/O operation with processor clock.



- There is ambiguity when both IO & Memory controllers ~~both~~ want to access the bus
  - Because of common channel & common control signals & common address space maintained b/w memory & I/O, then there is a possibility of ambiguity.
- To avoid the ambiguity bus configurations are used.

## BUS CONFIGURATIONS


- There are 3 bus configurations used in the processor design, named as:-
  - $\rightarrow$  IOP (Input-Output processors)
  - $\rightarrow$  Isolated IO (IO mapped IO)
  - $\rightarrow$  Memory-Mapped IO

IOP:- In this configuration, separate buses are used for memory & I/O, <sup>but</sup> introducing an additional bus is expensive.

Only high-performance architecture are using this configuration.

## • Isolated IO :-

This configuration <sup>uses</sup> common bus & common address space but different control signals,  
i.e.



- MEMRD is initiated by LOAD control signal.
- MEMWR is initiated by STORE control signal.
- IORD is initiated by IN control signal.
- IOWR is initiated by OUT control signal.

\* both 8085 & 8086 processors use the Isolated IO configuration that can be implemented as follows.

### 8086:


M/ $\overline{\text{IO}}$        $\overline{\text{RD}}$        $\overline{\text{WR}}$

this pin selects whether to access memory or Input-Output


M/ $\overline{\text{IO}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	
1	0	1	→ Memory Read
1	1	0	→ Memory Write
0	0	1	→ IO read
0	1	0	→ IO write

• In 8085, we ~~only~~ have  $\overline{\text{M}}/\overline{\text{IO}}$  as the only difference from 8086 where it is M/ $\overline{\text{IO}}$ .

Imp.



where 1000 is some I/O device with I/O port address as 1000.



★ So there is no ambiguity.


## Memory-Mapped I/O :-

In this configuration, common channel & common control signals are used but unique address space is maintained b/w IO & memory.

Note:- The unique address is maintained by taking ~~the~~ some of the addresses from the pool of memory address space & assigning them to the IO ports & disable the same in the memory.

★ At the time of design, we check how many IO devices are there, & we will take that no. of addresses from the memory space of memory.


e.g.



We know that ~~two~~ there are 2 IO devices, so we take 2 addresses (assume address 0000 & 0001) from the pool of addresses of ~~memory~~ memory & assign these addresses to IO devices, now these 2 addresses are not assigned for memory usage.

Imp.






OI address is taken from the pool of addresses of memory to I/O device.

## Instruction Cycles

- ① This concept describes the execution sequence of an instruction.
- ② Instruction cycle consists 2 subcycles, i.e.
  - (i) Fetch cycle
  - (ii) Execution cycle.



### Fetch Cycle :-

In this cycle, the instruction is transferred from memory to CPU based on the program counter register. This process is called instruction fetch. At the end of instruction fetch, the program counter is incremented ~~to~~ by step-size to point to next instruction address. ∴ the functionality of program counter is that it holds the standing instruc<sup>n</sup> address & immediately points to the next instruction address.

e.g. if ~~we~~ our program is stored starting from mem. location 1000, then we pass this command to let PC knows about the starting address of program.

-t = 1000  
 ↓  
 trace  
 executable  
 command

starting  
 address  
 of the program

This means that the  
 trace transfers the  
 starting address of  
 the program to the  
 Program Counter.

this 1000 is transferred  
 to PC to let it know  
 about the start of  
 the program


Step-Size

Constant  
 (when CPU  
 supports fixed length instr.)

Variable  
 (when CPU supports variable length instr.)

PC = 1000 → Mem Rez

Memory



this binary  
 seq. is  
 transferred  
 to the  
 CPU

instruction  
 fetch.

then  $PC \leftarrow PC + \text{stepsize}$

→ step-size is the size of the instruction,  
 if instruction is 8-bit, then

$$PC \leftarrow PC + 1$$

& if step instruction is 16-bit, then

$$PC \leftarrow PC + 2$$

[because the step-size is 4].

if instruction size is  $n$  bytes, then step-size  
 is  $n$ . [step-size is in bytes]

Q1. Consider the following program segment

$I_n$	size(words)	valid PC
$I_1$	2	$PC = 1008$ : 1000 - 1007
$I_2$	1	<del>PC</del> : 1008 - 1011
$I_3$	1	: 1012 - 1015
$I_4$	2	: 1015 - 1023
$I_5$	1	: 1024 - 1027

(a) assume that word size is 32 bit & the  
 program has been loaded in the memory with  
 starting address is 1000 (decimal) onwards

$$\frac{32}{8} = 4$$

During execution of  $I_4$ , what value will be present in PC

Ans 32 bit will be stored in 4 cells (4 bytes).  
∴ PC = 1024 during execution of  $I_4$ .

Imp:

\* During Execution of  $I_4$ , the program counter is incremented.

(b) Assume that memory is word addressable with word size 32 bit. The program has been loaded in the memory with st. address of 1000 (decimal onwards). During execution of  $I_3$ , what is PC

Ins <sup>n</sup>	size (words)	valid PC
$I_1$	2	1000-1001
$I_2$	1	1002
$I_3$	1	1003
$I_4$	2	1004-1005
$I_5$	1	1006

∴ PC = 1004.

[In both (a) & (b) step-size is variable because the processor is supporting variable-length instructions.]

\* We can see that Step-size is variable, because

when the processor supports fixed-length instruction, then step-size is constant, if processor supports variable-length instruction, then step-size is variable.

→ this is byte addressable memory & each memory cell is of 2 bytes, but each instruction is of 24 bit, so to store 1 instruction, we need 3 cells.

Q2. A computer has 24-bit instructions. The program has been loaded in the memory with st. address of 300 (decimal onwards). Which is valid value of for PC.

- (i) 400
- (ii) 500
- (iii) 600
- (iv) 700

[as step-size is 3 byte.]

The step-size is constant because the processor is supporting fixed length instruction of 24 bits.

valid PC.

300	302
303	305
306	308
309	311

### Execution Cycle :-

In this cycle, the fetched instruction undergoes processing.

To process the instruction, we need opcode info. Instruction format defines the opcode.

### Instruction Format :-

It gives the layout of an Instruction.


- Encoding:-  $N$  combinations requires  $\log_2 N$  bits  
e.g. we want to do four operations, like add, sub, mul, div., then there are 4 operations, so we require  $\log_2 4 = 2$  bits in opcode.
- Decoding:-  $N$  bit decoder generates  $2^N$  o/p combinations  
e.g. 2 bits in opcode, then we can perform 4 operations.

Instruction Format is classified into 5 types based on CPU organisation; CPU organisation is classified into 3 types based on internal storage.

- ① Stack Machine
  - ② Accumulator Machine
  - ③ General-register org<sup>n</sup>
- } → CPU organisation


Stack Machine - In this organisation, the ALU operations are performed only on the top of the stack.

[0-Address Instruction]



This means that we don't need to give the sources & destination addresses, as the values are fetched & stored on the top of the stack, so the instruction only contains the opcode.

In this organisation, Source & destination addresses are default addresses,  $\therefore$  Instruction contain only one field, i.e. opcode.




as we data can only be transferred from CPU to TOS & vice versa, so source & destinations are default, we don't need to give source or destination address.

Destination	Source	
TOS	CPU(Accumulator)	Push } Data transfer operations
CPU(Acc.)	TOS	

$\rightarrow$  ALU operations.

$\Rightarrow$  2nd type of operation :- ALU operations [o-a address instruction]

In this case, we need two operands, we will get this from TOS, perform the operation & stores the result back in stack.



Q5. Consider following program & execute onto the stack machine. Each arithmetic operation pops the 2nd operand, pops the 1st operand, operates on them & then store the result back onto the stack.

ADD inst<sup>n</sup> intinsidly contain two pop & 1 push inst<sup>n</sup>, so I thought it should be obviously larger than a push or pop inst<sup>n</sup>, but I was wrong. & push & add inst<sup>n</sup> do not have any dependency to each other, the most we can say that is the microprogram corresponding to add inst<sup>n</sup> will contain control signals for push & pop

Push b

Push x

ADD

POP C

Push C



Push y

ADD



Push C

Sub

popz



$c = b + x$



inst<sup>n</sup> also, so microprogram for add > microprogram of push/pop inst<sup>n</sup> (definitely)

Which of the following statement(s) is/are true?

(i) If each push & pop instruction req. 5 bytes of storage, each arithmetic inst<sup>n</sup> req. 1 byte of storage, then the whole program req. 40 bytes of storage.

(ii) At the end of execution z contain the same value as y.

(iii) At the end of the execution, stack is empty.

(a) 1 only

(b) 2 only

(c) 2,3

(d) 1,2,3

**Accumulator Machine**: In this organisation, one of the ALU operand is by default present in the accumulator,

other ALU operand may be present in memory or processor register. The Accumulator acts as the source as well as the destination.


The instruction ~~code~~ ~~regi~~ contains:-

opcode & address of 1 register

788?

The operand is transferred from memory or register to the temporary register (TR).

★ In this organisation, the inst<sup>n</sup> format consists 2 fields, i.e. opcode & address field.



Destn	Source
Mem	(CPU(Acc))
(CPU(Acc))	Mem.

for Data transfer op. we need to transfer the address of mem. location or register address.

The destination for ALU operations is always the accumulator.

Destn	Source 1	Source 2
(ACC)	Acc	Mem/Reg.

→ ALU operation

e.g.


- Load [3000] → ADD [5000]  
Acc ← M[3000]      Acc ← Acc + M[5000]
- Store [5000]  
M[5000] ← Acc.
- ADD R0  
Acc ← Acc + R0

this means that if some free space will be left, we can assign it to stack & hence can work it as a stack machine.

ex:- One Address Machine also supports Zero Address Machine if there is a free space after allocating One Address instruction.

Q4. Consider a hypothetical processor which has 4-bit instruction & 2 bit addresses. It supports both 1-address & 0-address instruction. If there exist 2 One address instructions, how many Zero instructions can be formulated

Step 1:- Identify the highest instruction format take 1-address format



In the question it is given that we have 2 1-address instruction, this means that we only have 2 opcodes, these 2 opcode requires storage of 2 bits (as per the question), rest 2-bits are for the address. Now take the opcode:-

Date: \_\_\_\_\_  
Page No. \_\_\_\_\_

these 2 are  $00$  &  $01$  → these 2 opcode combinations are used by 1-address format.

Step 2:- Identify the no. of opcode combinations.  
no. of opcode combinations = 4. [ $2^{\text{opcode-size}}$ ]

Step 3:- Calculate the no. of free combinations after allocating the highest instructions.

→ no. of free combination =  $4 - 2 = 2$

Step 4:- Calculate the no. of low order instructions by taking the no. of free combination & decode the value of address field.

Step 2:- no. of opcode combinations = 4

- '00 address' → assume it is
- '01 address' taken by 1-address
- '10 address' format.
- '11 address'

Now, out of these 4, 2 is taken by 1-address instruction.

Step 3:- so, no. of free opcode comb<sup>n</sup> =  $4 - 2 = 2$

- where free combn. = 10 Addr.
- 11 addr.

Now, for 0-address format.  
address is 2 bits.

∴ we can have a total of 4 combinations from 2 bit address

10	00
10	01
10	10
10	11

Now for 0-address instructions we have need to supply the opcode only (as we don't need to give the source & destination addresses), so 10 & 11 are the free combinations we can use the address bits also.

opcodes of 4-bit for 0-address instructions


starting with free combination '10'.

↳ opcodes of 4 bits for 0-address instructions starting with '11'.


★ no. of zero address = no. of free combinations  
 $2^{\text{no. of address bits}}$



Q5. Consider a hypothetical processor, a nine-bit instruction is placed in the 128-bit word memory, the processor supports both 1-address & 0-address instruction, if there exists ~~3~~ 3 one-address instruction, how many 0-address instructions can be formulated.



128 word  $\rightarrow 2^7$  cells  $\rightarrow 7$  bit address is req.



# of combinations of opcode = 4  
 # of free combination of opcode = 1  
 $\therefore$  We have  
 # of 0-address instructions =  $1 \times 2^7 = 128$

Q6. Consider a computer which has 32 bit instructions & 24 bit address. It supports both 0-address & 1-address inst<sup>n</sup>.

- (a) What is the range of 1-address instructions  
 (b) What is the range of 0-address instructions
- Ans. (a)  $0^{32}$  to  $1111110 1^{24}$   $\xrightarrow{0^8 0^{24} \text{ to } 0^8 1^{24}}$   $\xrightarrow{0^7 1^{24} \text{ to } 1^8 1^{24}}$   
 (b)  $1111110 0^{24}$  to  $1111110 1^{24}$   $\xrightarrow{0^8 0^{24} \text{ to } 1^8 0^{24}}$   $\xrightarrow{1^8 0^{24} \text{ to } 1^8 1^{24}}$

no. of opcode combination =  $256 = 2^8$


- (a) 1 address - instruction:  $1$  to  $255$   
 there  
 (b) 0 address - instruction:  $255 \times 2^{24}$  to  $1 \times 2^{24}$ .

General Register Organisation :- Based on no. of Registers supported by the processors, this architecture is divided into 2-types :-

- ① Reg-Memory ref. Arch.
- ② Reg-Reg ref. Arch.

Reg-Memory ref. Arch. :- [Source 1 & Destination :- reg.]  
[Source 2 :- reg. or mem.]

This arch. supports less no. of registers. The register acts as the source as well as the destination. The 2nd operand is present in memory or register.




Source 1 :- Register  
the same register will act as the destination.

Source 2 :- Register or memory.

★ We are having 4 address registers here.

In this architecture the instruction format consists 2 address fields along with the opcode



- Type of op<sup>n</sup>
1. Data transfer op<sup>n</sup>
  2. ALU op<sup>n</sup>

	Dest <sup>n</sup>	Source
	CPU (reg) Memory	Memory CPU (reg)
	Dest <sup>n</sup>	Source 1      Source 2
	Source 1 reg.	reg.      reg./Mem.


Data transfer op<sup>n</sup> doesn't takes place b/w registers, i.e.  $R_0 \leftarrow R_1$  (not possible) & also not b/w two mem. e.g.  $M[1000] \leftarrow M[1000]$  (not possible)

These two are same.


- Mov r0 [4000]  
r0 ← ~~r0~~ M[4000]
- Add r0, r1  
r0 ← r0 + r1
- Mov [5000] r0  
M[5000] ← r0
- Add r0, [4000]  
r0 ← r0 + M[4000]

Q. Consider a hypothetical processor which has 128 word memory. A 16-bit instruction is placed in 1 memory cell. It supports 2-address, 1-address & 0-address instructions. It uses expanding opcode technique. If there exist two 2-address inst<sup>n</sup> & 250 1-address inst<sup>n</sup>, how many 0-address inst<sup>n</sup> can be formulated?

Ans.



For 2-address instructions:-



as only 2 opcode combinations are used, ∴ # of free combinations for 1 address instructions are 2, now, out of rest 14 address bits, we can only use

No. of opcodes = 2<sup>2</sup> = 4

No. of free combinations = 2<sup>(4-2)</sup>

no. of 1 address inst<sup>n</sup> = 2 × 2<sup>7</sup> = 256

Now, N = 256 [in 2nd stage.]

∴ no. of 1-address inst<sup>n</sup> that can be formed are :- 2 × 2<sup>7</sup> = 2<sup>8</sup> = 256, 9 bit


now we have 250 1-address inst<sup>n</sup>.

∴ no. of free combinations = 6 (256 - 250 = 6)

∴ no. of 0-address inst<sup>n</sup> = 6 × 2<sup>7</sup>

250 1-address opcode combinations are used, so no. of free combinations for 0-address instructions is 6.

so, for 0-address 6 × 2<sup>7</sup>




we can use only 6 combinations out of 2<sup>9</sup> combinations.

$$2^8 \times 2^{10} = 2^{18}$$

$$2^8 \times 2^{10} = 2^{18}$$

Q. Consider a computer which has 256 K word memory. It supports an instruction format with 4-fields i.e. Opcode, register addressing field (used to represent one of 1 of 60 processor registers), addressing mode field (to represent 1 of the 7 addressing mode), Memory address field. How many no. of operations are supported when a 32 bit instructions is placed in one memory cell.

Ans.




$$\begin{array}{r} 18 \\ + 3 \\ + 6 \\ \hline 27 \end{array}$$

$$32 - (18 + 6 + 3) = 5 \text{ bits}$$

$$\therefore \text{no. of opcodes} = 2^5 = \boxed{32 \text{ opcodes}}$$

(b) If system supports 2-address & 1-address instructions. If there exist 30 2-address instructions, how many 1-address mem. reference instructions are possible?

Ans.



$$\# \text{ of free opcode} = 32 - 30 = 2$$

$$2 \times 2^6 \text{ (as it is mem. reference instructions)}$$

$\therefore$  mem. ref. ~~bits~~ will not be taken into consideration.)


$$\therefore 2 \times 2^6$$

- ① The above instruction format contain register reference & mem. reference.
- ② As a part of 2-address inst<sup>n</sup>, we can read the source1 or from reg. & source2 from the memory.
- ③ After allocating 30 2-address inst<sup>n</sup>, 2 combinations are free.
- ④ Those combinations are used to define either 1-address mem. ref. inst<sup>n</sup> or 1-address reg. ref. inst<sup>n</sup>.
- ⑤ For the mem. ref. inst<sup>n</sup>, the free opcode combinations are combined with the register address, i.e.  $2 \times 2^6$ .
- ⑥ For register-ref. inst<sup>n</sup>, the free opcodes are combined with memory address, i.e.  $2 \times 2^{18}$ .

## Register to Register Ref. Architecture


Destination-reg.  
 Source1-reg.  
 Source2-reg.

This architecture supports more no. of supports registers, ∴ there is no possibility of overwriting. The ALU operations are performed only on the registers. Load & Store inst<sup>n</sup> are used to transfer the data b/w memory & registers.



\* In reg. to mem. ref. arch., the ALU opn are taking place b/w reg. (source 1) & reg./mem. (source 2) but in reg-ref. arch., the ALU opn. are taking place b/w reg. (source 1) & reg. (source 2).

ALU sub op<sup>n</sup> supports **3-address inst<sup>n</sup>** format, i.e.




e.g. Add r0, r1, r2

$$r0 \leftarrow r1 + r2$$

Add r0 [4000], r2  $\rightarrow$  not possible  
[as all must be registers.]

## 4-Address Inst<sup>n</sup> format

There is a special inst<sup>n</sup> format that contains 4-address field along with the opcode



\* Not implemented in program design.  
Only concept, no reality.

Note: 8085 is an example of Accumulator Machine.

★  $\leftarrow$  8086 is an example of Register to Memory ref. architecture.

RISC is an example of Register to Register ref. architecture.

Q. Consider the following expression & identify how many 3-address inst<sup>n</sup>, 2-address inst<sup>n</sup>, 1-address inst<sup>n</sup> & 0-address inst<sup>n</sup> req. to execute the expression:

$$X = (A + B) * (C + D)$$

Where X, A, B, C, D are the mem. addresses.

Ans. Register-to-Register :-

First load the data into registers from memory

```
Load r0, A
Load r1, B
Load r2, C
Load r3, D
```

```
Add r4, r0, r1
Add r5, r2, r3
Mul r6, r4, r5
Store X, r6
```

2-Reg. - Mem. ref. :-

```
Mov r0, A
Mov r1, B
Mov r2, B
ADD r0, B
MOV r1, C
ADD r1, D
MUL r0, r1
Store X
MOV X, r0
```

Acc. Machine-

```
Load A Acc ← M[A]
Add B Acc ← Acc + M[B]
Store T ; M[T] ← Acc
Load C ; Acc ← M[C]
Add D ; Acc ← Acc + M[D]
MUL T ; Acc ← Acc * M[T]
Store X ; M[X] ← Acc
```

0-addr. inst<sup>n</sup> :-

```
Push A
Push B
ADD
Push C
Push D
ADD
Mul
POP X
```

Date



## Execution Cycle & Fetch cycle:-

- ① Inst<sup>n</sup> Fetch
- ② Decode Inst<sup>n</sup>
- ③ Operand Fetch
- ④ Process data & store result


21.04.12

Date	Kings
Page No.	

Q1 Consider Accumulator Machine. It supports 8-bit inst<sup>n</sup> & 3 bit opcode, ∴ inst<sup>n</sup> format is:-





↳ Executable command to CPU  
(trace the command at address 2000).  
PC ← PC + step-size



① this address is transferred to PC to start executing the instructions starting from address 2000  
② a mem. reg. is generated to access the memory

③ (Inst<sup>n</sup> Fetch) The inst<sup>n</sup> is fetched & placed in the IR register in CPU

Operand fetch




④ (when operand 2 is present in reg.)


④ (Decode Inst<sup>n</sup>) this opcode is given to the decoder to decode it (if we give 000 to decoder, we get 1000 0000 as o/p.)  
⑤ This decoded opcode is given to ALU to perform the operation.

During design time, the binding operations are performed which specifies which operations are to be performed for a particular opcode. This info. is present in ROM. (that contains info. that 000 opcode when decoded to 1000 0000 should perform addition, etc.)

★ ★ But when operand 2 is in Memory.



→ Now operand is fetched & inst<sup>n</sup> was decoded earlier.



★ Execution Cycle is/consists of following parts:-

- ① Inst<sup>n</sup> Decode
- ② Operand Fetch
- ③ Process Data (converting i/p to o/p.)




## Execution Cycle

- Instruction Register: - It holds the currently fetched inst<sup>n</sup> to decode because the inst<sup>n</sup> format is predefined in this register.

The encoded opcode format is connected to the decoding circuit to identify the type of operation.

Each decoded signal is bind with a unique meaning & the info. about the decoded signal is stored in ROM during design time.



- During operation, the corresponding operation related control signals are generated based on the opcode.
- The process of enabling the ALU gates based on the opcode present in the inst<sup>n</sup> is called inst<sup>n</sup> decoding.
- Acc. to accumulator machine, the 1st operand is transferred from accumulator & 2nd operand may be present in the register/memory.
- The 2nd operand address is present in the address field of inst<sup>n</sup> register.
- The process of transferring the binary sequence, either from register or from mem to ALU is based on IR register address field, this is called operand fetch.
- The process of converting one form of data into another form based on the enable ALU gates is called as process data.

★ PSW (Program Storage Word) / FLAG REGISTER :-

To store the exceptional conditions of ALU, there is a need of extra storage. The extra storage is called as

flag. Flag is a flip-flop. Flip-flop is a bi-state device used to store 1-bit information

Flag  $\rightarrow$  Flip-flop  $\begin{cases} \text{set (1)} \\ \text{reset (0)} \end{cases}$

Flags are classified into 2 types:-

- ① Conditional Flags
- ② Control Flags.

### Conditional Flags:-


These flags are set or reset based on <sup>(on the result nature of ALU)</sup> some conditions. If condition is true, the flag is set & when condition is false, flag is reset.

There are 6 conditional flags used in the computer:-

- ① Carry
- ② Parity
- ③ Auxillary Carry
- ④ Zero Flag
- ⑤ Sign
- ⑥ Overflow

• Carry Flag:- If there is an extra bit after MSB

Carry flag is also set/reset during subtraction operation. In such cases it acts as a borrow flag, when there is borrow from MSB, then carry flag is set, otherwise it is reset.



This flag is used in unsigned arithmetic operations to represent the range exceeding conditions.

"n" bit unsigned range = 0 to  $2^n - 1$   
4 bit " " = 0 to 15

$$\begin{array}{r} 1001 \\ 0010 \\ \hline 1011 \end{array} \rightarrow \text{in range}$$

$$\begin{array}{r} 1001 \\ 1000 \\ \hline 10001 \end{array}$$
 out of range.


e.g.  

$$\begin{array}{r} 1010 \\ -0111 \\ \hline 0011 \end{array}$$
 as there is no borrow for MSB,  $\therefore CY = 0$ 
  

$$\begin{array}{r} 1010 \\ -1011 \\ \hline 1111 \end{array}$$
 as there is borrow for MSB,  $\therefore CY = 1$

## Parity Flag

i.e. if the result of an ALU opn contains even no. of 1's  
If the ALU o/p contains even no. of 1's




This flag is used in serial data communication.

## Auxiliary Carry :-

(in Packed BCD format)

"If there is an extra bit from lower nibble to higher nibble". or "3rd position to 4th position".



This flag is used in the BCD arithmetic operations.

Packed BCD:- each decimal is represented by 4 bits.

Unpacked BCD:-

This format is used to represent decimal numbers.

There are 2 BCD formats:-

- Unpacked BCD:- each decimal digit is represented by using 8 bits,

e.g. 23 →  $\underbrace{0000\ 0010}_2 \underbrace{0000\ 0011}_3$

- To minimize this storage, there is packed BCD format.

In this format, each decimal digit is represented by using 4 bits.

e.g. 23 →  $\underbrace{0010}_2 \underbrace{0011}_3$

e.g.

$$\begin{array}{r} 23 \\ + 28 \\ \hline 51 \end{array}$$

$$\begin{array}{r} 0010\ 0011 \\ + 0010\ 1000 \\ \hline 0100\ 1011 \end{array}$$
  

$$\begin{array}{r} 0100\ 1011 \\ + \quad \quad 0110 \text{ (add 6)} \\ \hline 0101\ 0001 \end{array}$$

★ Carry:- when n is outside the range of BCD.

In this case we add 6 because in lower nibble addition, the B is outside the range of BCD.

Even though Auxiliary carry is 0.

84 B ← Here Auxiliary carry is not set.

Case 2: When nos. are in the range of BCD, but there is a carry from lower nibble to higher nibble. Auxiliary flag is set.


29	0010	1001	0101	0001
28	+ 0010	1000	+ 0110	
57	0101	0001	0101	0111
	5	1	5	7

→ Here auxiliary carry is 1.

In this case, both 5 & 1 are in the range of BCD, but there is an auxiliary carry from lower nibble to higher nibble, "even though both 5 & 1 are valid, but Auxiliary carry is set." we add 6.

Zero Flag :-



If the ALU result is zero



This flag is used to implement the control structures.


Sign Flag :-

If in ALU result, MSB is 1



Overflow Flag :-

- ★ ✓ "If there is a carry into MSB & no carry out of MSB"
- ★ 00 "If there is no carry into MSB & carry out of MSB"



Overflow is used in signed arithmetic computations.


- Signed nos. are represented by using 2's complement format.
- When MSB bit is '0', then the no. is +ve, no need to take the complement to conclude the value.
- If MSB bit is '1', then the no. is -ve, so there is a need of taking the 2's complement to conclude the value.

The range of n-bit 2's complement no. is  $-(2^{n-1})$  to  $+(2^{n-1}-1)$

4 bit 2's complement range is:-  
 $-(2^{4-1})$  to  $+(2^{4-1}-1) = -8$  to  $+7$  [total 16 combinations.]

### Binary Sequence

Binary (2's complement)	Value:-
0 0 0 0	= +0(0)
0 0 0 1	= +1
0 0 1 0	= +2
0 0 1 1	= +3
0 1 0 0	= +4
0 1 0 1	= +5
0 1 1 0	= +6
0 1 1 1	= +7
1 0 0 0	= -8
1 0 0 1	= -7
1 0 1 0	= -6
1 0 1 1	= -5
1 1 0 0	= -4
1 1 0 1	= -3
1 1 1 0	= -2
1 1 1 1	= -1



pea-  
the  
uces

propor  
com

e.  
ent

return  
s  
e.

address

Example:-

(a) 
$$\begin{array}{r} +7 \quad 0111 \\ +3 \quad +0011 \\ \hline +10 \quad 1010 \end{array} \rightarrow -6$$

Justify:-  
 $01010$  acc.  
 when the sign of result +10 is +ve, 5th bit is 0.

$$\begin{array}{r} 0111 \\ +000 \\ \hline 1000 \end{array}$$

range is exceeding, & we can see that there is carry into MSB & no carry out of MSB.  
 $\therefore OV=1$ .

(b) 
$$\begin{array}{r} +7 \quad 0111 \\ -3 \quad 1101 \\ \hline +4 \quad 1010 \end{array}$$

as there is carry into MSB & carry out of MSB,  $\therefore OV=0$ .

(c) 
$$\begin{array}{r} -7 \quad 1001 \\ +3 \quad 0011 \\ \hline -4 \quad 1100 \end{array}$$

-4 is in the range of -8 to +7.  
 $\therefore$  overflow flag is '0'.

$$\begin{array}{r} 0011 \\ +0100 \\ \hline 0100 \end{array}$$

$OV=0$ .

Justify:-  $01100 \rightarrow$  accumulator

overflow flag  $\rightarrow$  (0 means the range is not exceeded, so no need of 5th bit.)

(d) 
$$\begin{array}{r} -7 \quad 1001 \\ -3 \quad 1101 \\ \hline -10 \quad 10110 \end{array}$$

$$\begin{array}{r} 0011 \\ 1100 \\ -10 \\ \hline 0101 \\ +0110 \\ \hline 0110 \end{array}$$

no carry into MSB, but carry out of MSB,  $\therefore OV=1$ .

We need 5th bit.  $0110$  in accumulator  
 $\rightarrow$  in overflow flag.

Justify:-  $OV=1$ , acc. = 0110

5th bit depends upon the sign of the result, which is -10. ( $\therefore$  5th bit is 1).

$\therefore$  result:- 10110 (2's complement)

$$\begin{array}{r} 01001 \\ + \quad 1 \\ \hline 01010 \end{array} \rightarrow \text{ans.}$$

eqn. of Overflow flag

$$O(xyz) = \bar{x}\bar{y}z + xy\bar{z}$$

MSB of operand 1      MSB of operand 2      MSB of result

Date: \_\_\_\_\_  
Page No: \_\_\_\_\_

Q1. Consider following two 2's-complement nos. & perform addition operation & evaluate flag conditions.

10010110	(C) Carry = 1	Zero = 0 (NZ)
10110101	(PE) Parity = 01	Sign = 0 (PL)
01001011	(NA) Auxiliary = 0	Overflow = 1 (OV)

## Control Flags :-

Based on the status of these flags, the ALU execution sequence is changed. Three flags are employed under this category:-

- ① Trap Flag
- ② Interrupt Flag
- ③ Direction Flag

Traps

- Trap Flag  $\rightarrow (I_0 = G)$ 
    - "If it is 0" :- all statements are executed at a time.
    - "If it is 1" :- only one statement is executed at a time.  $\rightarrow (t_{trace} = t)$  *Used for debugging purpose.*
- $-t = 2000$   $\rightarrow$  this means that trap flag is set & use ~~use~~ only one statement executes at a time starting from 2000.

- Interrupt flag
  - 0  $\rightarrow$  Disable the interrupt (DI) *Disable the Maskable Interrupt*
  - 1  $\rightarrow$  Enable the interrupt (EI) *Enable the Maskable Interrupt*
- Direction flag
  - Autoincrementing - 0 (CLD) *(clear Direction Flag)*
  - Autodecrementing - 1 (STD) *(Set Direction Flag)*

## Addressing Modes :-

It shows the way where the required object is present.

(focused on data)

Data oriented addressing mode

Instruction oriented addressing mode

(focused on instr<sup>n</sup>)

Object may be an instruction or data, ∴ the addressing modes are classified :-

① Sequential control flow addressing mode

② Transfer of control flow

Instructions are stored sequentially

② A instructions are accessed using incrementation of program counter.

[no if, while, etc statements]


- O/p address of Addressing mode is effective address(EA). EA is the address where the required object is present.
- Object =  $[EA]$  ← content of EA

Addressing modes are implemented in 2 ways :-

① Implicit

② Explicit

- **Implicit** :- In this implementation, the type of addressing mode info is present in opcode, ∴ there is no need of extra field in the inst<sup>n</sup> format.



eg. MVI B, 23

move  
↓  
immediate  
↓  
immediate addressing mode

→ this states that addressing mode is immediate which is specified in the opcode itself.

Mov r0, #23 → immediate mode

reg name → register addressing mode


[ ] → direct addressing mode.



Max reg,  
 @ or () → Indirect addressing mode.

### Explicit:-

In this implementation, addressing mode field is maintained in inst<sup>n</sup> format to identify the type of addressing mode.



Decoders are required to decode which addressing mode is encoded.

### Sequential Control Flow Addressing Mode:-

This mode is focussed on the data.

Data is present at two places:-

→ Registers

→ Memory

∴ This addressing mode is further divided into 2 types:-

- ① Register Based AM :- when data is present in register
- ② Memory Based AM :- when data is present in memory

Register Based AM:- This addressing mode is used to read & write the data when it is present in processor registers. Under this category only 1 addressing mode is used i.e. register addressing mode. This mode is used to access local variables.

Registers are referred by the names.


EA = Register name

data = [EA] = [register name]

- Register Based AM:- When the data is present in the register itself. This mode is used to access local variables because registers reside in the processor architecture whereas memory is separate from processor architecture & it

e.g.  $\boxed{\text{MOV } r_0, r_1}$   
 EA =  $r_0$       EA =  $r_1$

$\boxed{r_0 \leftarrow r_1}$  Takes less time to access data from registers



## Memory Based Addressing Mode:-


It is used to read/write the data when it is present in the memory.

There are diff. addressing modes employed in this category:-

- (i) Implied:- In this mode, the data is itself available in the opcode,  $\therefore$  no effective address.  
 e.g. STC:- set carry flag. (there is no address field, it is implied in the opcode itself.)  
 In this case we have to set the carry flag, the data is present in the carry flag, so it is implied that operand is in carry flag, other examples are CLD (clear Direction Flag), etc.

\* All the zero address instructions employ the implied addressing mode, e.g. Stack machine.

- (ii) Immediate Addressing mode:- This mode is used to access the constant. In this mode, the data is present in the address field of instruction, i.e.



Immediate mode is used to initialize the registers with data.

e.g.  $\text{MOV } R_0, \#25$

source AM = immediate, then data = 25.

Dest<sup>n</sup> AM = register, then EA =  $r_0$


$r_0 \leftarrow 25$

Note:- The limitation of immediate is that the range

★ ★ Add A, B where A & B are the memory addresses.  
 $M[A] \leftarrow M[A] + M[B]$   
 3 memory references.

Date:	King
Page No.	

of possible constants are delimited by the size of address field.



∴ Possible constants = 0 to  $2^2 - 1 = 0-3$


### (iii) Direct Addressing Mode :-

This mode is used to access the static variables. In this mode the data is present in the memory, and that memory address is present in the address field of instruction.

EA = address field value.  
 Memory addr.

Data = [EA]  
 = [Mem. Addr.]

1 memory reference is required to read/write the data using this mode.



ADD r0, [4000]

•  $r0 \leftarrow r0 + ME[4000]$

### (iv) Indirect Addressing Mode :-

This mode is used to implement the pointers. Based on the availability of EA, this mode is divided into 2 types, i.e. register indirect AM, memory indirect AM.

EA = content of address field value

**Register Indirect AM:-**


In this mode, the EA is present in the register, that register address name is present in the address field of inst<sup>n</sup>.

∴ EA = content of address field value.


or EA = content of register name in address field.

Data = [EA]

[[reg. name]]



To access the content of register which is given in the address field. This content gives the EA of the memory to get the data.



e.g. ADD [4000], @r0

•  $M[4000] \leftarrow M[4000] + M[r0]$  ∴ Total references = 4  
Total memory reference = 3

• Add @r0, #23

$M[r0] \leftarrow M[r0] + 23$

1 reg. ref = EA      1 reg. ref = EA

1 mem. ref = To write data      1 mem. ref = read data

Constant

MOV R1, R2

R1 ← R2

MOV [R1], [R2]

**Valid Memory Indirect AM:-**

In this mode the EA is present in the memory, that memory address is present in the address field of instruction.

EA = [Addr. field value]  
 = [Mem. Address]


data = [EA]

= [[Mem. Address]]

1 mem. ref. = EA

1 mem. ref. = to read/write data

2 memory reference are req.



→ e.g. ADD @4000, (5000) → 6 memory reference.

~~rxlaxpp~~

$M[M[4000]] \leftarrow M[M[4000]] + M[M[5000]]$

or

$M[[4000]] \leftarrow M[[4000]] + M[[5000]]$

1 mem. ref. = EA

1 mem. ref. = write data

→ ADD @5000, @r1 → 5 memory reference

$M[[5000]] \leftarrow M[[5000]] + M[[r1]]$

1 mem. ref.

2 mem. ref.

1 mem. ref.

1 reg. ref.

→ MOV @5000, @r1

$M[[5000]] \leftarrow M[[r1]]$

1 mem. ref.

1 mem. ref.

1 reg. ref.

→ Load @r1

ACC ← M[[r1]]

1 mem. ref.

1 reg. ref.

→ Load @5000

ACC ← M[[5000]]


2 mem. ref.

(v) Indexed AM:-

Case I:-  
(When base address resides in the address field of the instr. & the index value resides in the index register)

This addressing mode is used to implement the arrays. To access the array element, there is a need of base address & the index value. Base address points the starting address of an array & the index value gives the offset address of an array.. EA = base address + index value

data = [EA] = [Base address + index value]  
Arithmetic computation is req. to calculate the EA in the index addressing mode.



- Data =  $\{ [ \text{Base address} + [R_i] ] \}$
- 1 reg. ref. to get index value
  - 1 arithmetic oper<sup>n</sup> to calculate EA.
  - 1 mem. ref. is req. to read/write data.

e.g.  $\text{ADD } r_0, 2(r_1)$  where  $r_1$  is an Index reg  
↗ base address  
↘ Index addressing mode

- $r_0 \leftarrow r_0 + M[2 + [r_1]]$  ← 1 mem. ref.  
 1 reg. ref.   1 reg. ref.   1 mem. ref.  
 ref.        ref.        1 reg. ref.  
                              1 arithmetic op<sup>n</sup>.

- $\text{ADD} @4000, 200(r_2)$  → 5 mem. ref.  
 $M[4000] \leftarrow M[4000] + M[200 + [r_2]]$

★ Index AM is also known as Base-Indexed AM.

## (Base Index AM):-

→ address field = ?

Case II  
When both base address & index value resides in register

Some of the processors supports base & index registers to hold the base address & the displacement respec.

$$\therefore EA = [Base\ register] + [Index\ reg.]$$

$$Data = [[Base\ reg.] + [Index\ reg.]]$$

- 1 reg. ref. = to read base addr.
- 1 reg. ref. = to read index value
- 1 arithmetic op<sup>n</sup> = to calculate EA
- 1 mem. ref. = to read/write data.

e.g.

```
MOV AX, [BX][SI]
```

$$AX \leftarrow M[BX + SI]$$

## Case III: Hypothetical Case:-

When the address field contains a value of memory where EA of base address value is stored & index value is stored in index register

### Indirect Index AM:-

In this mode the base address is present in the memory, that memory address is present in the address field of the inst<sup>n</sup>.

$$EA = [mem. Addr.] + [Index Register]$$

$$= [Addr. Field value] + [Index reg.]$$

$$Data = [EA]$$

$$= [[Mem. addr.] + [Index reg.]]$$


- 1 M. ref. = Base addr. ✓
- 1 reg. ref. = Index value ✓
- 1 Arithmetic = EA ✓
- 1 M. ref. = read/write. ✓

e.g.

```
MOV r0, [2000][r1] r1 ← index reg.
```

$$r0 \leftarrow M[2000 + r1]$$

1 reg. ref.  
write



$\xrightarrow{\text{indirect AM}}$   
 $\xrightarrow{\text{indirect AM}}$   
 ADD A[R<sub>1</sub>], B where A & B are mem. addr.  
 R<sub>1</sub> is index address

$$M[A] + [R_1] = M[A + [R_1]] + B$$

☆☆☆ Using index addressing mode, we can access the random array elements. (by changing randomly changing the value of index register)

(vi) Auto-Indexed :-

This addressing mode is used to access the linear array element.

$$EA = \text{Base address} + \text{step size}$$

$$\text{data} = [EA]$$


$$= [\text{Base address} + \text{step size}]$$

If array element size = 1 byte, then step size = 1

If size of array element = 2 byte, then step size = 2.

The step size depends on the amount of the data element to be accessed from the array.

Classification of Auto-Indexed AM :-



Q. Diff. addressing modes are used to access the operands. Their frequency of operand accessing is shown :-



Operand Accessing	freq.(%)
Register	30
Immediate	20
Direct	22
Mem. Indirect	17
Indexed	11

If 2 cycles are consumed for mem. operations, 1 cycle consumed for arithmetic computation & 0 cycles consumed if operand is available in the register/inst<sup>n</sup> itself, what is the avg. operand fetch rate of the machine.

Ans.  $0.22 \times 2 + 4 \times 0.17 + 3 \times 0.11 = 0.44 + 0.68 + 0.33$

$$\frac{1.45}{1} = 1.45$$

$$= 1.45$$

$$\begin{array}{r} 0.44 \\ + 0.68 \\ + 0.33 \\ \hline 1.45 \end{array}$$

Avg. operand

$$\text{fetch} = (0.3 \times 0) + (0.2 \times 0) + (0.22 \times 2) +$$

$$(4 \times 0.17) + (3 \times 0.11) + 0.11 = 1.45 \text{ cycles.}$$

to fetch the one operand.

## Transfer Of Control Flow AM

To implement the control structures, i.e. selection statements (If-then-else, switch-case & goto), iterative statements (while, do-while & for) & subprogram concept, there is a need of transfer of control operations.

During the execution of the above statements the program control is transferred from current location to target location.

The transfer of control operations are associated with the target address. There are 3 possible mnemonics available to implement the transfer of control operations:- ① Branch ② Jump ③ Skip.

Transfer of control operations are basically divided into 2 types:-

- ① Unconditional Transfer Of Control
- ② Conditional Transfer of Control

- Unconditional Transfer Of Control:- While execution of these inst<sup>n</sup>, the control is transferred to the target address w/o them checking any condition.  
e.g.

1000: JMP 2000 → Target Address

1001: Unconditional JOC

At the end of this inst<sup>n</sup>

PC ← 2000

If JMP 2000 is at 1000 location & next inst<sup>n</sup> is at 1001 location, then prior to the execution of JMP 2000, PC contains 1001 but after execution of JMP 2000, 1001 is overwritten by 2000.

Consider the program segment

1000: I<sub>1</sub>

1001: I<sub>2</sub>

1002: I<sub>3</sub> (JMP 2000)

1003: I<sub>4</sub>

⋮

2000: BI<sub>1</sub>

2001: BI<sub>2</sub> (JMP 1003)

The execution sequence of the program is:-

- t = 1000

PC = 1000

1001

1002

JMP 2000

PC points to 1003 even before

JMP 2000, PC = 1003 → before execution of JMP 2000

is executed, PC = 2000 → after execution of JMP 2000

∴ PC becomes

1003, after execution of JMP 2000, the PC is ~~rep~~ content 1003 is replaced by 2000.

PC = 2000 :  $I_1$

PC = 2001 :  ~~$I_2$~~  JMP 1003

PC = 2002 → before execution of JMP 1003.

PC = 1003 :  $I_4$  → after execution of JMP 1003  
& before execution of  $I_4$ .

★ To implement the goto, halt statements, machine control statements unconditional transfer of control statements are used.

→ Halt is implemented using unconditional transfer of control when the target address is same as current inst<sup>n</sup>.

```
2000: Halt;
or 2000: JMP 2000
    2001: JMP 2000
```

this will halt the processor by executing the same statements again & again by loading the PC with same inst<sup>n</sup> address.

To come out of halt inst<sup>n</sup>, we need to restart the system.

```
1000:  $I_1$ 
1001:  $I_2$ 
1002:  $I_3$  (halt)
1003:  $I_4$ 
.
```

PC = 1000  
= 1001

→ = 1002 : halt


= 1003 → before execution of halt

→ Halt 1002 :- after execution of this halt.

1003 :- before execution of this halt.

→ Halt 1002 :- after execution of this halt.

1003 :- before execution of this halt.



## Machine Control Meaning:-

### Conditional Transfer Of Control:-

These inst<sup>n</sup> are associated with the conditions, during execution of conditional TOC execution, the associated cond<sup>n</sup> undergoes evaluation. If cond<sup>n</sup> is true, then PC is loaded with target address otherwise no change in PC. (i.e. PC

will hold the next sequential address.)

e.g. JNZ 2000

↳ Jump when not zero

The If inst<sup>n</sup> before JNZ 2000 resets the Zero flag, then only the PC is loaded with 2000, if inst<sup>n</sup> before JNZ 2000 sets the ZF, then the PC is only incremented to the next instruction after JNZ 2000.

1000: MOV CL, 03	PC=1000	CL=03
1001: ADD AL, BL	1001	+
1002: DEC CL	1002	CL=02
1003: JNZ 1001	1003	(when PC=1003 then CL=02.)
1004: MOV [4000], AL	1004	NZ

\*NOTE:- To implement the selection & iterative statements conditional transfer of control are used.

PC=1001 + non-zero condition is checked, but PC=1002 CL=01 PC=1004, but Non-zero condition is satisfied, so 1004 is overwritten by 1001.  
PC=1001 + PC=1002 CL=00  
PC=1003 NZ(F)  
PC=1004

→ at this time, PC will remain loaded with 1004, no overwriting of PC takes place.

## Subprogram

Subprogram means reusable program. Separately reappeared inst<sup>n</sup> in the main application & store them in the separate memory space called subprogram.

The advantage with the subprogram is that it reduces the memory space, development time & development cost.

### Characteristics of subprogram:-

- ① Single entry, single exit.
- ② Main program is suspended during execution of subprogram.
- ③ Control is transferred back to the main program after completion of the subprogram.



### Implementation of Subprogram:-

Subprogram concept is implemented by using pair inst<sup>n</sup>, i.e.

#### call-ret

Consider the following program segment & show execution sequence.

entry pt.      exit pt.



main program (i.e. entry pt. is present in the main program.)  
call invokes the push operation of the stack to save the return address.

return invoke the pop op<sup>n</sup> of the stack to retrieve the return address of main program.

-t=1000	PC=1000	
	PC=1001	I <sub>1</sub> is executed
	PC=1002	I <sub>2</sub> " "
	PC=1003	I <sub>3</sub> " "
	PC=2000	
	PC=2001	BI <sub>1</sub> is executed
	PC=2002	BI <sub>2</sub> " "
	PC=2003	BI <sub>3</sub> " "
	PC=2004	BI <sub>4</sub> " "

As we haven't saved the return address anywhere, the subprogram waits for the return address.

control is transferred to the subprogram.

control is transferred to the main program, so PC value 2004 is replaced by

because return address is not saved anywhere. [We need runtime stack to save the return address]

Now, the subprogram waits at PC=2004 because the return address is not available.

Due to absence of return address, the control is not transferred back to the main program. To make the implementation successful, there is a need of runtime stack. Runtime stack is used to store the return address.

Execution seq. with stack

PC = 1000

1001 I<sub>1</sub> is executed

1002 I<sub>2</sub> is "

1003 I<sub>3</sub> " " [I<sub>3</sub>: call 2000]

PC = 2000

2001 BI<sub>1</sub> is executed

2002 BI<sub>2</sub> is "

2003 BI<sub>3</sub> " "


2004 BI<sub>4</sub> " " [BI<sub>4</sub> is a return statement]

PC = 1003

call invokes the push op<sup>n</sup>  
↓ passes the current value of PC into the stack



at this time, return pops the TOS & retrieves the return address of the main program. This return address is used to overwrite PC value of 2004



★ Only PC is changed during transfer of control operations.

JMP 200 (Transfer Of Control)

**Direct TOC**  
• The target address is present in the inst<sup>n</sup> itself e.g. JMP 2000, JNZ 2000, CALL 2000

**Indirect TOC**  
• Target address is not present in the instruction, e.g. RET → no target address in the inst<sup>n</sup>.

target address in the inst<sup>n</sup>.

TOC	Unconditional	Conditional	(call on not carry)	(call on zero)
Direct	JMP, goto, HALL, call	JNZ, if-then-else, while-do-while, switch, for, callc (call on carry), calnc, callz		
Indirect	Ret	Retc, Retnc, Retz, Retnz		
		Return on carry, Return on zero, Return on no zero		

Under the transfer of control flow, 2 addressing modes are employed to calculate the EA of the next instr<sup>n</sup>, i.e.

① Relative / PC-relative AM

②  $EA = PC + IR[\text{Address field value}]$

When the control is to be transferred in the same segment [intra-segment] from the current PC value, what displacement must be added to PC to get the EA of next instruction, so the address field of IR contains this displacement.

$\therefore PC \leftarrow PC + \text{displacement}$

② Base-register addressing mode:

In this mode, the base register is used to point the code segment address. When the program is present in the diff. segments, to execute such program base register addressing mode is used, easy relocation of program.


When the control is to be transferred from one segment to other [inter-segment]. In this case, the base register contains the starting address of the other segment & the address field of IR contains the displacement in other segment where next instr<sup>n</sup> is present.

$\therefore EA = [\text{Base reg}] + IR[\text{Addr field value}]$

starting add. of segment                      Displacement/relative value

Q1 A PC relative branch instr<sup>n</sup> size is 32 bits. It is placed in the memory with starting address of 342032 (decimal). What is the target address if the signed displacement -12 is placed in the instr<sup>n</sup>.

The instr<sup>n</sup> is fetched from 342032, now as instr<sup>n</sup> is of 4 bytes & it is byte addressable memory,  $\therefore$  instr<sup>n</sup> is fetched from 342032-342035, but before execution of this instr<sup>n</sup>, PC is incremented to 342036, so at this instr<sup>n</sup>, PC = 342036.



PC = 342036 at present  
 $EA = PC + IR[\text{addr. field value}] = 342036 + (-12) = 342024$   
 Note, PC = PC + IR[Address field] = 342036 - 12 = 342024

23  
2/21Date: \_\_\_\_\_  
Page No: \_\_\_\_\_

Q2. A PC-relative branch instr<sup>n</sup> with 5 bytes long is stored in memory 243028 (decimal) address onwards. If EA = 243009, what's the displacement?

Ans EA = PC + displacement

$$243009 = 243033 + \text{displacement}$$

$$\therefore \text{displacement} = -24$$

243028  
243029  
243030  
243031  
243032  
PC = 243033

} → Instr<sup>n</sup>.

## Types Of Operations/Types Of Instr<sup>n</sup> / Instr<sup>n</sup> Set

- Instr<sup>n</sup> set of processor consists 3 category of instr<sup>n</sup> to perform 3 diff operations, named as:
  - ① Data Transfer Op<sup>n</sup>.
  - ② Data Manipulation Op<sup>n</sup>.
  - ③ Transfer of Control.

- Data Transfer Instr<sup>n</sup>: While execution of these instr<sup>n</sup>, the data is transferred from source to destination. The constraint is that source may or may not have the storage but the destination always have the storage.

<u>Source</u>	<u>Dest<sup>n</sup></u>	
reg	reg	→ MOV
reg	Mem	→ Store
Mem	reg	→ load
? → Mem.	Mem	→ not possible
Immediate	Reg.	→ MOV
Immediate	Mem.	→ MOV
TOS	reg.	→ POP
reg	TOS	→ push
Input device	reg.	→ IN
reg.	Output device	→ OUT



Diff. mnemonics are used to implement various data transfer operations.

MOV: General purpose data transfer operation.

```

Mov r0, r1      Mov [5000], r0
Mov r0, [4000]  Mov r0, #23 → 8051 instn.
    
```

Load: It performs only memory read operations.

```

Load r0, [4000]  Load r0, @5000
Load r0, @r1     kaa Load r0, r1 → invalid
Load r0, #23 → invalid [no memory to memory operations]
                    in Load.
    
```


Store: It is used to perform memory write operations only.

```

Store [4000], r0 } valid
Store @r0, r1    } Store @r0, @r1 X → not valid
Store 2(01), r0 } [because it
Store @5000, #23 } is memory to
                    memory opn.]
                    Store r0, @r1 → invalid
    
```

Push: ~~Data is~~

SP: - stack pointer  
Push AX



Now, TOS will contain some data,  
∴ 2008 will contain some data,  
SP is decremented by 1, ∴ SP = 2007,  
AH is stored at 2007, then SP is  
again decremented by 1, ∴ SP = 2006  
& AL is stored at 2006.


It is used to transfer the data from registers to TOS. <sup>The displacement depends upon</sup> Based on the size of register.

For every successful push inst<sup>n</sup> the stack pointer is decremented by displacement times, in above case stack pointer is decremented by 2.

```

SP ← SP - 1 }
TOS ← AH    } → pre increment.
SP ← SP - 1 }
TOS ← AL
    
```

POP:



Pop BX

↳ now BX is 16 bit, so we require 2 cell values.

∴ BL = M[PC] } → post increment  
PC ← PC + 1  
BH = M[PC] }  
PC ← PC + 1, now PC will be at 2008, & 2008 mem. address will now be the TOS.

For every successful pop op<sup>n</sup>, stack pointer is incremented by the displacement times.

If pop r

where r is a register of 82 bits, then SP is incremented by 4.

## Data Manipulation Instn.

While execution of these inst<sup>n</sup> one form of data is converted into another form. The classification of Data Manipulation inst<sup>n</sup> is:-

- ① Arithmetic Inst<sup>n</sup> (Add, Sub, Mul, Div, Inc, Dec)
- ② Logical Inst<sup>n</sup> (And, OR, NOT, XOR, CMP)
- ③ Shift & Rotate Inst<sup>n</sup>

• CMP:- This inst<sup>n</sup> invokes the subtraction operation, after the operation the result is reflected in the zero & carry flags, e.g. CMP R0, R1 ; r0 = 23 ; r1 = 23  
in this case zero flag is set.

If both operands are same, then

ZF = 1  
CF = X

After the op<sup>n</sup> read the status of zero flag, if it is 1, then we conclude that both operands are equal.

example 2:- CMP r0, r1 ; r0 = 40 ; r1 = 20

If op1 > op2, then  
ZF = 0  
CF = 0

SOB: 0100 0000  
      0010 0000  
      —————  
      0010 0000 → NZ  
                  → NC

→ Carry fl.  
If ZF = 0 & CF = 0, then we conclude 1st operand > 2nd operand.

example 3: - CMP 20, 21, 20 = 20, 21 = 40  
 Borrow = 1  
 If  $Op1 < Op2$   
 $ZF = 0$   
 $CF = 1$   
 $\therefore CF = 1$   
 $ZF = 0$

```


0010 0000
- 0100 0000
-----
1110 0000
    
```

→ If  $ZF = 0$  &  $CF = 1$ , then we conclude 2nd operand is greater than the 1st operand.


[the borrow carry flag is set when we take borrow from left hand side of MSB.]

③ Shift Oper<sup>n</sup> - logical shift - left (LSL) right (LSR)  
 arithmetic shift - left (ASL) right (ASR)  
 While execution of this inst<sup>n</sup>, the bits are moving towards either left or right by 1. The classification is shown below:

→ In logical shift op<sup>n</sup>, all the bits are moving towards left or right including the sign bit.




The MSB bit is lost, & a '0' is inserted at LSB.




The LSB bit is lost, & a '0' is inserted at MSB

\* Shift op<sup>n</sup> is used in serial data communication.

LSL 20; 20 = 23 Multiplication LSR 20; 20 = 23 Division by 2.





NOTE: Logical shift op<sup>n</sup> is used in the serial data communication. In arithmetic shift op<sup>n</sup> all bits are moving towards left or right except the sign bit.








ASL 20 20=82H

ASR 20



## ④ Rotate Operation:-


While execution of this inst<sup>n</sup> all the bits are moving towards left or right without loss of data. The classification



Note:- Rotate inst<sup>n</sup> is used in optimization in digital motors, to check whether a no. is even or odd (check LSB) to check whether a no. is +ve or -ve (check MSB).

## Interrupts

An usual event to disturb the normal flow of execution. Inst<sup>n</sup> cycle with interrupt concept describes the execution sequence of the program along with the interrupts.




CPU responds to interrupt only when current instruction is executed, i.e. if the interrupt occurs during the execution of inst<sup>n</sup>, then the interrupt will only be handled after the current inst<sup>n</sup> is completely executed. If two interrupt occurred during

\* The above flow chart shows that the CPU will respond to the interrupts only after execution/completion of current instruction.

NOTE: The interrupt sources are enabled or disabled based on the status of the interrupt flag. If interrupt flag —

- 0 → Disable the interrupt sources. → No interrupt cycle
- 1 → Enable the interrupt sources → Interrupt cycle is required to service the interrupts.



• After completion of every normal inst<sup>n</sup>, CPU checks ~~INTR~~ whether there is an interrupt or not.

After completion of every inst<sup>n</sup> execution, the CPU reads the status of interrupt sources, e.g. INTR.


INTR — 0 = NO-interrupt  
          1 = Interrupt.

The processor supports diff. interrupts, so diff. subprograms are required to handle diff. interrupts. All these interrupt subprograms (ISR) are stored in the long term memory which is called as Interrupt Vector Table (IVT). Each ISR must end with IRET (Interrupt Return) or RETI instruction.

When the CPU identifies the interrupt, it pushes the PC into the stack & load the vector address into the program counter. When the CPU encounters IRET/RETI instructions, it invokes the pop operation to restore the PC with the return address. ∴ the CPU can fetch the next instruction from the main program.

### Types Of Interrupt:-


- ① HW interrupt:- These interrupts are present at the h/w pin of the processor. These are also known as external interrupts.
- ② SW interrupt:- These interrupts are present in the program, i.e. SW interrupts are the instruction.
- ③ Maskable interrupts:- These interrupts can be enabled or disabled.
- ④ Non-maskable interrupts (NMI):- These interrupts are always in the enabled state, so the power failure conditions, temp. sensor conditions & critical conditions of the processor are connected to the NMI pin.
- ⑤ Vector Interrupts:- These interrupts are associated with static vector pointers (fixed vector address).



INT0, INT1 are vector interrupts as only one device (which obviously have a single address) is attached to the pin,

but INT2 is non-vector interrupt when more than one device is attached to the interrupt pin.


## 8085 Interrupts



## Interrupt Priority:-

$\underbrace{\text{RST 4.5}}_{\text{Highest priority}} > \text{RST 7.5} > \text{RST 6.5} > \text{RST 5.5} > \underbrace{\text{INTR}}_{\text{lowest priority}}$


addresses	Interrupt	Characteristics	Vector
(0024)	RST 4.5 (Trap)	NMI	Vector
(0030)	RST 7.5	Maskable	
(0034)	RST 5.5	Maskable	
	RST 0		0000
	RST 1		0008
	RST 2		0010
	RST 3		0018
	RST 4		0020
	RST 5		0028
	RST 6		0030
	RST 7		0038



② Non-vector interrupts These interrupts are associated with the dynamic vector interrupts. These

in the example, INT2 pin is connected with multiple sources, ∴ multiple vector address are possible.


③ Level triggered interrupts:- These are enabled or disabled based on the levels, i.e. 1 or 0.




eg. INTR pin

when level is 1, only then interrupts are enabled.

④ Edge triggered interrupts:- These are enabled or disabled based on the rising edge transition or falling edge transition.



## Interrupt Structure :-



Addresses

(0024) RST 4.5 (Trap)	→ NMI	} Vector	RST 0	→ 0000
(0030) RST 7.5	→ Maskable		RST 1	→ 0008
(0034) RST 5.5	→ Maskable	} Non-vector	RST 2	→ 0010
(003C) RST 5.5	→ Maskable		RST 3	→ 0018
INTR	→ Maskable		RST 4	→ 0020
			RST 5	→ 0028
			RST 6	→ 0030
			RST 7	→ 0038

## Edge or Level :-

- RST 7.5 → Edge
- RST 6.5 → Level
- RST 5.5 → Level
- RST 4.5 → Both level & edge
- INTR → Level



## Interrupt Priority

When the processor supports multiple interrupt sources then there is a possibility of simultaneous interrupts. So to service 1 interrupt at a time, there is a need of priority level.

RST4.5 > RST7.5 > RST6.5 > RST5.5 > INTR

↓ Highest priority
↓ Lowest priority

## RISC Vs CISC

Based on the type of instruction supported by the processor, architecture is divided into 2 types, i.e.

- Reduced Instruction Set Computer
- Complex " " "

### Characteristic of RISC:-

- ① It contains more no. of register. (this means that possibility of getting data from register is high.)
- ② It supports less no. of Addressing Modes. (As most of the times data is present in the register, memory access is low, less no. of addressing modes are req.)
- ③ It supports fixed length inst<sup>n</sup>.
- ④ One instruction per cycle because of fixed length inst<sup>n</sup>.
- ⑤ It allows successful pipeline.
- ⑥ Motorola processor, power PC, advanced RISC machine (ARM).

### Characteristic Of CISC:-

- ① It contains less no. of registers.
- ② It supports more no. of Addressing modes. (because as less no. of registers, the data is present in ~~no~~ memory most of the time, ∴ more no. of ad AM are there.)
- ③ Supports variable length inst<sup>n</sup>.
- ④  $\epsilon \mu \text{IT CPI} \neq 1$ . Instructions cycles per inst<sup>n</sup>.
- ⑤ Unsuccessful pipelining.
- ⑥ Pentium processor.

## Register Organisation in RISC processor :-

- ① In RISC processor, the registers are organised as overlapping register windows.
- ② RISC processor supports diff. types of registers, g.e. global registers (G), Local registers (L), In reg. (C), out reg. (C).


Global reg. are accessed by all the register windows.  
Register window consists of Local, In & Out reg.

Window
In (C)
Out (C)
Local (L)

Window size =  $L + 2C + G$  → as global reg. are accessed by register window, we have added G also.  
L :- no. of registers in one window.

★ The In reg. of one window is accessing the out reg. of another window.

The register file indicates the no. of registers supported by the processor. Overlapping register window organisation means one window Out register acts as the In registers of another window.



this means that same no. of IN & OUT registers are there in overlapping region,  
this means that if there are  $n_1$  out reg. in  $w_1$ , then same  $n_1$  reg. acts as the IN reg. in window  $w_2$ .

Now, window  $w_1$  is overlapping with  $w_2$ ,  $w_2$  with  $w_3$ ,  $w_3$  with  $w_4$  &  $w_4$  with  $w_1$ .

Register file =  $W * (L + C) + G$  → total no. of registers in the processor.

- W :- total no. of windows
- L :- no. of local reg.
- C :- no. of common reg. (IN-OUT)
- G :- no. of global reg.

Date

Date: \_\_\_\_\_  
Page No. \_\_\_\_\_

28.04.12

## Components Of the Computer

The computer consists 3 basic components:-

- ① CPU
- ② Memory
- ③ I/O

### CPU Organisation:-

CPU consists of 3 components, named as:-


- ① Registers
- ② ALU
- ③ CU

→ Registers:- Registers are used to store the data temporarily. (Registers are present in the CPU itself, i.e they are not connected to CPU via Bus)

While execution of the program, the CPU is frequently communicating with the memory, synchronisation mechanism is req. Memory hierarchy design is the synchronisation mechanism b/w memory & CPU, the objective of memory hierarchy design is

"Balancing the bandwidth b/w CPU & memory or Minimizing the speed gap b/w CPU & memory or Synchronizing the data transfer rate b/w CPU & memory"

Memory hierarchy means arranging all the system supported memory on priority basis & assign the accessing order.



From bottom to top (from Secondary Mem to Register)


- ① Capacity Decreases
- ② Access time decreases.
- ③ Performance  $\propto \frac{1}{\text{Access time}}$
- ④ Performance increases
- ⑤ Cost per bit increases, expensive

Acc. to the memory hierarchy design, the registers are small sized storage components, so the frequently used data is placed in the registers. Those registers are present in the CPU, they are not connected to the system bus.


### Mandatory Registers :-

- ① Program Counter:- holds the starting inst<sup>n</sup> address & immediately points to next inst<sup>n</sup> address
- ② Inst<sup>n</sup> register (IR):- used to hold the currently fetched inst<sup>n</sup> to decode because inst<sup>n</sup> format is predefined in this register.
- ③ Accumulator (Acc):- It is used to hold the ALU i/p's & o/p's
- ④ Memory Address Register (MAR):- used to carry the address. This reg. is directly connected with the address lines of the system bus
- ⑤ MBR (Mem. Buffer register) / MDR (Mem. data register):- used to carry the binary sequence. It is directly connected with the data lines of the system bus.

### Inst<sup>n</sup> execution Sequence using microoperations:-





After this  $PC \leftarrow PC + \text{step size}$  (after the current inst<sup>n</sup> is fetched & is given to the CU for its decoding, the PC is incremented acc. to the step-size of the inst<sup>n</sup>, & now next inst<sup>n</sup> is in the transit for fetching while the current inst<sup>n</sup> is decoded.)




Inst<sup>n</sup> decode.

## ② Operand Fetch

- ① Reg. Addressing Mode:-  
IR[Addr] → regname → ALU
- ② Immediate AM  
IR[Addr] → ALU
- ③ Direct AM  
IR[Addr] → MAR → AL's → Memory → DL's → MBR → ALU  
RD → CL's



## ③ Process Data :-




**Micro Instruction** :- written by programmer, which is decoded by Control Unit.

**Microinstruction** :- Every inst<sup>n</sup> has a sequence of microinst<sup>n</sup> behind it that describes the operations of that inst<sup>n</sup>.

**Microoperations** :-

- Microoperation** is a basic seq. to seq. transfer op<sup>n</sup>. It is also known as elementary op<sup>n</sup> or ~~atomic~~ atomic op<sup>n</sup>. Each microop<sup>n</sup> can be completed in 1 cycle. Some of the microoperations requires more than one cycle. e.g.  $R_1 \rightarrow R_2$ , to execute the  $\mu op^n$ , there is a need of control signals, i.e.



all registers are connected to each other, so for transfer of  $R_1 \rightarrow R_2$ ,  $R_{1out}$  should be enabled, but as the data is accessible to all other reg., but only those reg. which want to access the data will ~~use~~ <sup>enable</sup> their  $R_{in}$ .

**Microprogram** - The seq. of  $\mu op^n$  is known as the  $\mu$ program.  $\mu op^n$  is also known as minst<sup>n</sup> or control word. e.g. the fetch cycle  $\mu$ program is

Inst<sup>n</sup>  
Fetch

$T_1$ :  $PC \rightarrow MAR$ ,  $PC_{out}$  ~~MAR~~  $MAR_{in}$


$T_2$ :  $M[MAR] \rightarrow MBR$ ,  $MAR_{out}$   $MBR_{in}$ . - This  $\mu op^n$  can't be completed in 1 cycle as it includes mem. access.

$T_3$ :  $MBR \rightarrow IR$ ,  $MBR_{out}$   $IR_{in}$

$PC \leftarrow PC + step\text{-size}$ ,  $PC_{out}$ ,  $PC_{in}$

## Control Unit :-

- System functionality is execution of the program. Program contains 2 objects, i.e. inst<sup>n</sup> & data. Inst<sup>n</sup> cycle is used to execute the inst<sup>n</sup>, Inst<sup>n</sup> cycle contain fetch & execution cycle. These subcycles invokes their  $\mu$ program.  $\mu$ program means sequence of  $\mu op^n$ . Control signals are req. to execute a  $\mu op^n$ . Control signals are implemented in the control unit during the design time of processor. CU generates the control signal. Basic h/w unit is able to process the control signals.



To design the control unit, the designer identifies 3 points :-

- ① no. of inst<sup>n</sup> supported by the processor.
- ② no. of HOP<sup>n</sup> req. to execute one inst<sup>n</sup>.
- ③ no. of control signals req. to execute 1 HOP<sup>n</sup>.

e.g. 3 Inst<sup>n</sup> : ADD, SUB, MUL  
 4 HOP<sup>n</sup> : T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub>, T<sub>4</sub>  
 control signals S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub>

In RISC processor, all the microinst<sup>n</sup> completes in same no. of T-states, while in CISC processor, each microinst<sup>n</sup> may completes in variable time states.


HOP <sup>n</sup>	ADD	SUB	MUL
T <sub>1</sub>	S <sub>0</sub> , S <sub>3</sub>	S <sub>0</sub> , S <sub>2</sub>	S <sub>3</sub> , S <sub>0</sub>
T <sub>2</sub>	S <sub>1</sub> , S <sub>0</sub>	S <sub>1</sub> , S <sub>3</sub>	S <sub>1</sub> , S <sub>2</sub>
T <sub>3</sub>	S <sub>2</sub> , S <sub>3</sub>	S <sub>2</sub> , S <sub>0</sub>	S <sub>0</sub> , S <sub>2</sub>
T <sub>4</sub>	S <sub>1</sub> , S <sub>3</sub>	S <sub>1</sub> , S <sub>0</sub>	S <sub>0</sub> , S <sub>1</sub>

This database is stored in the control unit for decoding the HOP<sup>n</sup> for execution of the program.

→ In (ii) we write the program as ADD

→ In (iii), the program is fetched & executed, & the inst<sup>n</sup> are decoded to find out which op<sup>n</sup> to perform by accessing the CU, so fetch cycle sees the opcode in inst<sup>n</sup> & checks the CU for that opcode, which op<sup>n</sup> to perform, as ADD is to be performed.

→ In (iv), as we get to know which op<sup>n</sup> is to be performed, we check the database in CU to check which HOP<sup>n</sup> are req. to perform the program execution.



After maintaining the database related to the instr<sup>n</sup> & control signals, the designer can use any one of the following approaches to design the control unit :- i.e.


- ① Hardwired control unit
- ② Microprogrammed CU

### Hardwired CU :-

- ① In this design, the control signals are expressed as ~~the~~ Sum of Product expression (SOP). & they are directly realized on the independent h/w (i.e. gates & interconnecting)
- ② This design is used in real time applications
- ③ It is the fastest control unit design
- ④ Even a minor modification requires redesign & reconnection of the control signals, it is not flexible.
- ⑤ It is not suitable for testing & design places
- ⑥ The RISC control unit is the hardwired CU.

Q. Consider a hypothetical CU, it supports 3 instr<sup>n</sup> (I<sub>1</sub>, I<sub>2</sub>, I<sub>3</sub>) & 4 control signals (S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub>). Each instr<sup>n</sup> requires 4 μop<sup>n</sup> (T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub>, T<sub>4</sub>). The following table indicates the no. of control signals used for each μop<sup>n</sup> for each instr<sup>n</sup>. Get the control exp<sup>n</sup> for S<sub>0</sub> & S<sub>3</sub> signals


Ans.  $S_0 = T_1 + I_1 T_2 + I_2 T_3 + I_3 T_3 + I_2 T_4 + I_3 T_4$   
 $S_3 = T_1 I_1 + T_1 I_3 + T_2 I_2 + T_3 I_1 + T_4 I_1$





## Microprogrammed CU


- In this design, the control memory is used to store the  $\mu$ program.
- The control memory is a permanent memory, i.e. ROM.
- The  $\mu$ inst<sup>n</sup> (control word) are stored in the control memory.
- The format of  $\mu$ op<sup>n</sup> is described below:-  
Control word  $\mu$ Inst<sup>n</sup> /  $\mu$ op<sup>n</sup>



- Control Signals are stored in 2 formats, i.e. Decoded or Encoded format.  
If control signals are stored in decoded format, it is called as horizontal control word, the corresponding CU is called as horizontal  $\mu$ programmed CU.  
If control signals are stored in encoded binary format, it is called as vertical control word, the corresponding control unit implementation is called vertical  $\mu$ programmed CU.

### Horizontal Vs Vertical - Horizontal programming.

- Decoded format of control signals, i.e. 1 bit/Control signal. e.g. n control signals requires n bits.




- ① It supports  $\log_2$  larger control words.
- ② No need of external decoders to generate the control signals, so it is faster than vertical.
- ③ It allows high degree of parallelism.  
 e.g. If degree of parallelism is 'N', which means n control signals are enabled at a time, so it is used in parallel processing applications.

## ⑤ It is bit flexible compared to the hardwired CU Vertical Programming.

- ① It supports encoded format of control signals, i.e. n control signals req.  $\lceil \log_2^n \rceil$  bits.
- ② Shorter control words.
- ③ Decoders are req. to generate the control signals, so it is slower than horizontal.
- ④ Low degree of parallelism, i.e. 1 or none.
- ⑤ It is very flexible.

- Ascending order in terms of speed - Vertical < Horizontal < Hardwired
- Ascending order in terms of flexibility - Hardwired < Horizontal < Vertical.

Q. Consider a CU which supports 48 control signals & 12 flags. It has 1024 control word memory, what is the size of control word & control mem. in bytes using horizontal programming.



CN size = 62 bits  
 control word mem. =  $62 \times 1024$  bits  
 $= \frac{62 \times 1024}{8}$  bytes

Q. Consider a hypothetical control unit, it uses 6 groups of mutually exclusive control signals.

Group	$G_1$	$G_2$	$G_3$	$G_4$	$G_5$	$G_6$
CS	1	5	8	14	3	6

How many no. of bits are saved using the vertical over horizontal

- Horizontal =  $1+5+8+14+3+6 = 37$   
 Vertical =  $\lceil \log_2 1 \rceil + \lceil \log_2 5 \rceil + \lceil \log_2 8 \rceil + \lceil \log_2 14 \rceil + \lceil \log_2 3 \rceil + \lceil \log_2 6 \rceil$   
 $= 1 + 3 + 3 + 4 + 2 + 3 = 16$   
 No. of bits saved =  $37 - 16 = 21$

### High Performance Architecture:-

Performance is an indirect measurement which depends upon the execution time or throughput.

- Execution Time:- time required to complete the program execution. It is also called as elapsed time or response time.
- Consider two systems X & Y, used to execute task 1, X system requires 5ns & Y requires 10ns to complete the task

$$\text{Performance} \propto \frac{1}{\text{Execution Time}}$$

- Throughput means the no. of tasks complete in a unit time. Consider X & Y systems used to execute 10 tasks in 12 hours. X completes 10 tasks & Y completes 5 tasks.

$$\text{Performance} \propto \text{Throughput}$$

- Performance Gain can be calculated using speed-up factor (S). Speed-up factor compares 2 entities

$$\left| \frac{S = \frac{\text{Performance of X}}{\text{Performance of Y}}}{=} \right| = \frac{1/ET_x}{1/ET_y} = \frac{ET_y}{ET_x} = 'n'$$

X System runs "n" times faster than Y System.

$$S = \frac{10}{5} = 2, \text{ Speed-up factor } 2$$


$$S = \frac{\text{Throughput}_x}{\text{Throughput}_y} = 'n'$$

x system runs "n" times faster than y

$$S = \frac{10}{5} = 2$$


CPU time calculation:-

CPU time - program execution time. It can be calculated based on the processor clock.



Processor contains clock pin as an i/p pin, this pin is externally connected with clock generator. Clock generator is operating with constant frequency. It then generates the clock pulses. These clock pulses are cascaded into the processor through the clock pin. All the processor's activities are controlled by the clock. The time

state is defined as rising edge to rising edge transition or falling edge to falling edge transition. It is also called as cycle, clock cycle, tick, clock tick, clock period, etc.



Cycle Time:-

The time required to transfer the pulse either from rising edge to rising edge or from falling edge to falling is called as cycle time. The cycle time depends on clock frequency. If 1GHz clock is used, then cycle time is

$$t = \frac{1}{f} = \frac{1}{\text{GHz}} \text{ sec} = \frac{1}{10^9} \text{ sec} = 10^{-9} \text{ s} = 1 \text{ ns}$$

CPU time = Program Execution Time =

no. of inst<sup>n</sup> per program \*  
no. of cycles per inst<sup>n</sup> \*  
no. of seconds per cycle

$$\text{or } \boxed{\text{CPU time} = \frac{\text{no. of cycles req. per program}}{\text{cycle time}}}$$

If we know the no. of cycles req. for the program & the inst<sup>n</sup> count, then we can compute CPI (Cycles per inst<sup>n</sup>)

$$\text{i.e. } \boxed{\text{CPI} = \frac{\text{no. of cycles req. per program}}{\text{Inst<sup>n</sup> count}}}$$

$$\boxed{\text{CPU time} = \text{CPI} * \text{Inst<sup>n</sup> count} * \text{cycle time}}$$

$$\text{CPU time} = \left( \sum_i \text{CPI}_i * \text{IC}_i \right) * \text{cycle time}$$

i<sup>n</sup> :- type of Inst<sup>n</sup>

Q. Consider 1 GHz clock frequency processor used to execute the following program:-

Inst <sup>n</sup>	CPI	f <sub>req.</sub>
Load & Store	4	30%
ALU	8	50%
Branch Inst <sup>n</sup>	6	20%

0.12  
 1.2  
 1.2  
 1.2

- (a) What is avg. inst<sup>n</sup> execution time.  
 (b) performance in terms of MIPS [Million Inst<sup>n</sup> per second].  
 (c) If program contain 10<sup>9</sup> inst<sup>n</sup>, what is the program execution time.

Ans (a)  $6.4 = \text{avg. CPI}$   
 $\text{cycle time} = \frac{1}{10^9} \text{ s} = 10^{-9} \text{ s}$

avg. inst<sup>n</sup> execution time = 6.4 ns

(b)  $1 \text{ inst<sup>n</sup>} \rightarrow 6.4 \text{ ns}$   
 $1 \text{ s} \rightarrow \frac{1}{6.4} \times 10^9$   
 $= 156.25 \text{ MIPS}$

15  
 64 ) 1000  
 960  
 40  
 360

(c)  $1 \text{ inst}^n \rightarrow 6.4 \text{ ns}$   
 $10^9 \text{ inst}^n \rightarrow 6.4 \times 10^9 \times 10^{-9} \text{ s} = 6.4 \mu\text{s}$

Q. Consider 1 ns clock cycle processor which consumes 8 cycles for load  $\text{inst}^n$ , 7 cycles for ALU  $\text{op}^n$  & 6 cycles for branch  $\text{op}^n$ . The relative freq. of these  $\text{inst}^n$  are 30%, 40%, 30% respec. An ideal processor with CPI = 1. A clock speed is 1.3 ns used to execute the program, what is the speed-up using the ideal processor over another processor.

Ans.  $7 \times 1 \text{ ns} = 7 \text{ ns} \rightarrow$  Processor 1

$$1 \times 0.3 + 1 \times 0.4 + 1 \times 0.3 = 1 \times 1.3 \text{ ns} = 1.3 \text{ ns} \rightarrow$$
 Processor 2
$$S = \frac{7 \text{ ns}}{1.3 \text{ ns}} = 5.3$$

$15 \overline{) 42}$   
 $3 + 2 \times 6 = 15$   
 $9.2$   
 $9.2 \text{ inst}^n$   
 $\text{cycle time} = \frac{1 \times 10^{-9}}{2.3}$   
 $9.2 \times \frac{1 \times 10^{-9}}{2.3}$

$1.80$   
 $10.45$   
 $+ 2.00$   
 $12.45$   
 $2 \text{ ns} \rightarrow 1 \text{ inst}^n$   
 $1 \text{ s} \rightarrow \frac{1 \times 10^9}{2}$   
 $0.5 \times 10^9$   
 $1 \text{ inst}^n \rightarrow 8.5 \text{ ns}$   
 $18 \rightarrow \frac{1}{8.5}$

$1 \text{ inst}^n \rightarrow 4 \text{ ns}$   
 $1 \text{ s} \rightarrow \frac{1 \times 10^9 \text{ inst}^n}{4} = 0.25 \times 10^9 = 250 \text{ MIPS}$

$1 \text{ inst}^n \rightarrow \frac{9.2 \times 10^{-9}}{2.3} \text{ in}$   
 $1 \text{ s} \rightarrow \frac{2.3 \times 10^9}{9.2}$

$1 \text{ inst}^n$   
 $\text{avg. inst}^n$   
 $(\text{CPI}) \times 1$   
 $4 \times \frac{1 \times 10^{-9}}{2.3} = 4 \text{ ns}$

$4.2 \text{ cycles per inst}^n$   
 $\text{cycle time} = \frac{1 \times 10^{-9}}{2.3}$   
 $1 \text{ cycle}$


High performance architecture exploit the concurrency.

- Concurrency - means two or more event execution is called concurrency, this event may be a subprogram, program, inst<sup>n</sup>, stages in inst<sup>n</sup>.  
concurrency implies to parallelism, simultaneous, pipelining.
- Parallelism means two or more events are executed at the same time period. (in range of time starting to ending)
- Simultaneous - two or more events are executed in the same time instance. (in same time state, two initiation are seq. for simultaneous)
- Pipelining - two or more events are executed in overlapping time span.


High Performance Architecture is classified in 4 types acc to Flynn's Classification:-

- ① SISD (Single Inst<sup>n</sup> Stream Single Data Stream)
- ② SIMD ( " " " Multiple " " )
- ③ MISD (Multiple " " Single " " )
- ④ MIMD ( " " " Multiple " " )

(Uniprocessor System) SISD :- (i) control unit generates control signals for processing unit




Instruction Stream  
(i) Reads the Inst<sup>n</sup> from memory




# Cosmos(Sajal)

→ Simultaneous Execution [same inst<sup>n</sup> <sup>is</sup> performed at the same time]



→ Only one processor is in active state, because there is only one memory unit, so at a time only one processor can access the memory unit.

→ This concept is not implemented.



→ It is parallelism.

→ Different inst<sup>n</sup> are performed at the same time, ∴ parallelism.

★ To improve the SISD, we add pipelining concept

## Pipelining

∴ One pipe output is connected to the input of another pipe.




**Definition:** Accepting new i/p's at one end before previously accepted input appears as an o/p at the other end. ∴ Pipelining allows overlapping execution.

**Note:** The def<sup>n</sup> states that the new i/p's are inserted into the pipe before completion of the old i/p's, which means that new i/p's are overlapping with old i/p's, ∴ pipelining allows overlapping execution. Non-pipelining means new i/p's are inserted only after completion of the old i/p's, ∴ it allows non-overlapping execution.

?? ★★ CPI=1


- Successful characteristic of pipeline is for every new cycle new i/p must be inserted into the pipe, CPI=1.
- Overlapping execution sequence can be represented by using the space time diagram.
- In space-time diagram, x-axis indicates the no. of cycles & y-axis indicates the no. of stages.




**Designing of the pipeline:** → Pipe has two ends, i.e. i/p & o/p end. B/w i/p end & output end different pipes are interconnected with each other based on the function of the pipeline to satisfy the objective of the pipeline.

- Each pipe is called stage or segment. B/w the stages interface registers are used to store the intermediate result. It is also called as pipeline register or buffer or latch.

- All the stages along with the buffers are under the control of common clock.



→ Consider 4 Segment pipeline used to execute the 4 task, show the execution seq. using space-time diagram.



\* The 1st i/p to the pipeline requires k cycles to execute (k: no. of segment).

→ The rest i/p's require 1 cycle to output  
 ∴  $k + (n-1)$  [n: no. of tasks.]

→ In non-overlapping execution  $k \times n$

~~Non-overlapping~~  
 Performance evaluation of the pipeline processor:-

→ consider k segment pipeline with clock cycle time of  $t_p$ . The very 1st inst<sup>n</sup> (task) in the pipeline is executed in the non-overlapping order, so it requires k cycles to complete the op<sup>n</sup>. The remaining  $(n-1)$  tasks are emerges from the pipe @ one cycle/one task/cycle,  $(n-1)$  cycles are req. to complete the remaining task, ∴ the total time req. to

execute  $n$  task using  $k$  segment pipeline is  
 $E_{T_{pipe}} = (k+n-1)t_p$ .

- Consider a non-pipeline processor used to execute  $n$ -tasks, each task requires  $t_n$  time to complete  
 $\therefore$  the total time req. to execute  $n$  tasks using non-pipeline processor is  $E_{T_{nonpipe}} = nt_n$
- The performance gain of the pipeline over non-pipeline is:-

$$S = \frac{\text{performance}_{pipe}}{\text{performance}_{nonpipe}} = \frac{E_{T_{nonpipe}}}{E_{T_{pipe}}}$$

$$S = \frac{nt_n}{(k+n-1)t_p}$$

- When the no. of tasks increases,  $n \gg \gg k-1$ ,  $\therefore$   
 $k+n-1 \approx n$

$$\therefore S = \frac{nt_n}{nt_p} = \frac{t_n}{t_p} = \frac{k t_p}{t_p} = k$$

$$S = \frac{t_n}{t_p}$$

- When all inst<sup>n</sup> takes same no. of cycles, then non-pipeline inst<sup>n</sup> execution time is equal to the no. of segments in the pipeline

$$t_n = k t_p \Rightarrow S = k t_p / t_p = k$$

$S = k \rightarrow$  Pipeline Depth:  $\star$

- When processor operates at 100% efficiency, then the max. speedup is pipeline depth, i.e.

$$S_{max} = k$$

$$\eta = \frac{S}{S_{max}} = \frac{S}{k}$$

pipeline efficiency


The throughput of pipeline is no. of tasks processed per total time req. to process the tasks.

$$\text{i.e. Throughput} = \frac{n}{(k+n-1)t_p}$$

## Types of Pipelines

Date: \_\_\_\_\_  
Page No: \_\_\_\_\_


- ① Linear Pipeline :- This pipeline is used to perform only one function. (only feed forward)
- ② Non-Linear Pipeline - This can perform multiple functions. It can consist of feed-forward & feed-backward connections.



- ③ Synchronous Pipeline :- In this pipeline, the initiations are controlled by the clock, i.e. ~~the~~ each stage need to complete its op<sup>n</sup> with the clock cycle, i.e.
- ④ Asynchronous Pipeline :- initiations are controlled by handshaking signals, i.e. take the feedback of the stage before assigning the op<sup>n</sup> to the next stage. [Not in use at the moment].

## Hypothetical Pipelines

- ① Uniform Delay pipeline :- in this pipeline, all the stages completes the op<sup>n</sup> with the same delay.  $2n\tau$      $2n\tau$      $2n\tau$      $2n\tau$



Case ①:  $t_p = \text{stage delay}$

if the stage takes  $2n\tau$ , & the reg. takes  $1n\tau$

Case ②: delay,  $\therefore t_p = 3n\tau$ .

$t_p = \text{stage delay} + \text{buffer delay}$

Case ③:

- Case ①:-  $t_p = \text{stage delay}$
- Case ②:- If buffer delay is included, then  
 $t_p = \text{stage delay} + \text{buffer delay}$
- Case ③:- If we have uniform stage delay but non-uniform buffer delay,  
 $t_p = \text{Stage delay} + \text{max. buffer delay}$
- Case ④:- If skew time overhead/setup time overhead is included,  
 $t_p = t_p + \text{skew time / setup time overhead}$

## → Non-uniform Delay pipeline:-

In this pipeline diff. stage delays are maintained b/w the stages

- ①  $t_p = \text{max. stage delay}$
- ② If buffer delay is included,  
 $t_p = \text{max. stage delay} + \text{buffer delay}$
- ③ If non-uniform buffer delays are used:-  
 $t_p = \text{max. stage delay} + \text{max. buffer delay}$

\* In Non-pipeline processor, buffer is not included.

Date:	K/11/19
Page No.	

Q1.12

Q1. An inst<sup>n</sup> pipeline which has the speedup of factor 10, while op<sup>n</sup> with 80% efficiency. What is the no. of stages in the pipeline.

$$0.8 = \frac{10}{k}$$

$$k = \frac{10}{0.8} = 12.5 \approx 13$$

Q2. Consider 2 pipelines A & B where A is having 6 stages of uniform delay of 2ns. Pipeline B is having 5 stages w.r.t. stage delays of 2ns, 1ns, 3ns, 2ns, 2ns. How much time is saved using pipeline A instead of pipeline B if 100 tasks are pipelined.

Ans.  $t_{pA} = 2ns$

$$t_{pB} = 3ns$$

$$ET_A = (6 + 99) \times 2 = 210ns$$

$$ET_B = (5 + 99) \times 3 = 312ns$$

$$\text{Time save} = 102ns$$

$$\begin{array}{r} 109 \\ \times 3 \\ \hline 312 \end{array}$$

Q3. Consider 4 segment pipeline w.r.t. stage delays 3ns, 5ns, 8ns, 2ns. The interface reg. are having the delay of 1ns. What is the asymptotic speedup when very large no. of inst<sup>n</sup> are pipelined.

Ans.  $t_p = 8 + 1 = 9ns$

$$4 \times 8 = 32 + 4 = 36ns$$

$$S = \frac{t_n}{t_p} = \frac{36}{9} = 4$$

~~$$t_n = 3ns + 1ns + 5ns + 1ns + 8ns + 1ns + 2ns + 1ns = 24ns$$~~

~~$$t_n = 3ns + 1ns + 5ns + 1ns + 8ns + 1ns + 2ns + 1ns = 24ns$$~~

Q4. Consider a non-pipeline processor. It takes 50 ns to complete the task. The same task can be processed by using 6 segment pipeline w.r.t. stage delays of 5ns, 8ns, 10ns, 12ns, 2ns, 4ns. What is the speedup factor.

Ans  $S = \frac{nt_n}{k \cdot t_p} = \frac{50}{12} = 4.16$

$S = \frac{nt_n}{(n+k-1)t_p} \quad n \gg k-1$

Q5. Consider 4 stage pipeline where diff. inst<sup>n</sup> are taking diff amount of time at diff stages. See e. shown below.

	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	
I <sub>1</sub>	2	3	2	1	I <sub>1</sub> → 3
I <sub>2</sub>	1	2	1	2	I <sub>2</sub> → 2
I <sub>3</sub>	2	2	3	2	I <sub>3</sub> → 3
I <sub>4</sub>	1	2	2	1	I <sub>4</sub> → 2

Asynchronous pipeline

- (a) How much time is req. to complete the inst<sup>n</sup>?
- (b) What is the speedup factor?
- (c) What is the efficiency?
- (d) What is the throughput?

Ans (a)  $I_1 \rightarrow t_p = 4 \times 3 = 12 \text{ ns}$

★ In Asynchronous pipelining, before passing the inst<sup>n</sup> to next segment, he checks whether the next segment is busy or not

	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>
I <sub>1</sub>	2	3	5
I <sub>2</sub>	2	3	5
I <sub>3</sub>	2	3	5

→ This is non-uniform delay.

★ ★ For Asynchronous pipeline, draw the space time diagram. [feedback op<sup>n</sup> is performed via handshaking]

— indicates waiting on the same stage

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
S <sub>4</sub>							I <sub>1</sub>	I <sub>2</sub>	I <sub>2</sub>				I <sub>3</sub>	I <sub>3</sub>	I <sub>4</sub>	
S <sub>3</sub>				I <sub>1</sub>	I <sub>1</sub>	I <sub>2</sub>			I <sub>3</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>4</sub>			
S <sub>2</sub>			I <sub>1</sub>	I <sub>1</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>4</sub>					
S <sub>1</sub>	I <sub>1</sub>	I <sub>1</sub>	I <sub>2</sub>			I <sub>3</sub>	I <sub>3</sub>	I <sub>4</sub>								

During this time, I<sub>2</sub> can't be forwarded to S<sub>2</sub> as it is executing I<sub>1</sub>. I<sub>2</sub> will wait in S<sub>1</sub> stage.

(a) 15 cycles are req. to complete the op<sup>n</sup>.

(b)  $S = \frac{t^n}{t_b} = \frac{8ns + 6ns + 9ns + 6ns}{15ns} = \frac{29}{15} = 1.9$

(c)  $\eta = \frac{S}{k} = \frac{1.9}{4} \approx 0.47$

(d) Throughput = no. of tasks executed per unit time  
 $= \frac{4}{15}$

$t_p = 3ns$

$t_n = 7ns$

$t_b = (1 + 999) \times (165)$   
 $= 1003 \times 165 ns$

$\therefore t = 12ns$

$S = \frac{12}{k} =$

$t_p = 12ns$   
 $S = \frac{30ns}{12ns}$

(5)  $4 \times 0.4$   
 $\Delta 1.6 + 0.8 + 2 = 4.4$

Avg. instr execution time = 4.4ns

ET<sub>pipe</sub> = CPI \* (0.2 + 1) = 1.2 \* 1 = 1.2ns

$\therefore S = \frac{4.4}{1.2} = 3.7$

(6)  $n \times \frac{2^9 \times 2^{10} \times 2^3}{n \times 2^{12}} = \frac{2 \times 2^{10} \times 2^{10} \times 2^5}{2^{15}}$

$n = 2^4 = 16$

(7)  $S = \frac{100 + 110 = 110}{\frac{318}{118} \times 2.8}$   
 $\frac{110}{2.8} = 39.28$   
 $\frac{39.28}{118} = 0.333$

(8)  $\frac{50 \times 100}{(6 + 99) \times 10} = \frac{5000}{1050} = 4.76$

(14)  $\frac{250 \times 10^8 \times 10^2}{10^8 \times 10^6} = 25000$

(20)  $0.8 = \frac{10}{k}$

$k = \frac{10}{0.8} = \frac{100}{8} = 12.5$

(8)  $\frac{2500}{4} = 625$

(21)  $(8 + 99) \times 2 = 107 \times 2 = 214 ns$

$(8 + 99) \times 3 = 107 \times 3 = 321 ns$



$(t_p)D_1 = (5+9) \times 4 = 10 \times 4 = 40 \text{ ns}$   
 $(t_p)D_2 = (8+9) \times 2 = 17 \times 2 = 34$   
 time saved = 202 ns

Date: \_\_\_\_\_  
Page No. \_\_\_\_\_

S <sub>4</sub>						I <sub>1</sub>	I <sub>1</sub>			I <sub>2</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>4</sub>	
S <sub>3</sub>	-			I <sub>1</sub>	I <sub>1</sub>		I <sub>2</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>4</sub>	-		
S <sub>2</sub>			I <sub>1</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>3</sub>	-	I <sub>4</sub>	I <sub>4</sub>				
S <sub>1</sub>	I <sub>1</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>3</sub>	-	I <sub>4</sub>	-							
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

$S = \frac{29}{15} = 1.9$

$\eta = \frac{10.9}{4} = 2.725$

28

S <sub>4</sub>					I <sub>1</sub>	I <sub>1</sub>	I <sub>2</sub>		I <sub>3</sub>		I <sub>4</sub>	I <sub>4</sub>	
S <sub>3</sub>				I <sub>1</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>4</sub>	I <sub>1</sub>		
S <sub>2</sub>		I <sub>1</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	-	I <sub>4</sub>	-	I <sub>1</sub>	-			
S <sub>1</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>4</sub>	I <sub>1</sub>	I <sub>1</sub>					
	1	2	3	4	5	6	7	8	9	10	11	12	13
	i=1			i=2									

Overlapping cycles → 7 to 11

29

S <sub>4</sub>				I <sub>1</sub>			I <sub>2</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>4</sub>	I <sub>1</sub>		I <sub>2</sub>			
S <sub>3</sub>			I <sub>1</sub>			I <sub>2</sub>	I <sub>2</sub>	I <sub>3</sub>	-	I <sub>4</sub>	I <sub>4</sub>	-	I <sub>1</sub>	-	I <sub>2</sub>	I <sub>3</sub>			
S <sub>2</sub>		I <sub>1</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>3</sub>	-	I <sub>4</sub>	I <sub>4</sub>	I <sub>1</sub>	-	-	I <sub>2</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>3</sub>			
S <sub>1</sub>	I <sub>1</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>3</sub>	-	I <sub>4</sub>	-	I <sub>1</sub>	I <sub>2</sub>	-	-	I <sub>3</sub>	I <sub>3</sub>	-	I <sub>4</sub>			
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19

12

I <sub>2</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>4</sub>
-	I <sub>4</sub>	I <sub>4</sub>	-		
I <sub>4</sub>					

20 21 22 23 24 25

## Advanced Pipeline

RISC processor supports 3 categories of inst<sup>n</sup>:-

- ① Load & Store : Load  $r_0, 2(r_1)$   
 $r_0 \leftarrow M[2 + [r_1]]$   
 Store  $3(r_1), r_0$   
 $M[3 + [r_1]] \leftarrow r_0$

→ RISC processor is register to register architecture.

- ② ALU op<sup>n</sup>. Add  $r_0, r_1, r_2$   
 $r_0 \leftarrow r_1 + r_2$


- ③ Transfer of Control:-

Unconditional TOC:- JMP 2000  
 $PC \leftarrow 2000$

Conditional TOC:- JNZ  ~~$r_0, r_1$~~   $r_0, 2000$

RISC processor uses 5 stage pipeline to execute the inst<sup>n</sup>:-

- ① Inst<sup>n</sup> fetch (IF) :- In this stage, based on the PC, the inst<sup>n</sup> is transferred from memory to CPU, at the end of this process, program counter is incremented to step size to point the next inst<sup>n</sup> address.
- ② Inst<sup>n</sup> Decode (ID) :- 2 op<sup>n</sup> are performed in this stage, i.e. decode the inst<sup>n</sup> to identify the type of op<sup>n</sup> & accessing the register file to read the operands. This stage also contains comparator logic to evaluate the branch conditions. ∴ TOC inst<sup>n</sup> execution is completed at the end of 2nd stage of the pipeline.
- ③ Execution (EX) :- ALU op<sup>n</sup> are performed in this stage.
- ④ Memory Access (MA) :- Memory read & mem. write op<sup>n</sup> are performed in this stage.
- ⑤ Write Back (WB) :- Register file is updated in this stage. This stage op<sup>n</sup> is divided in 2 parts, in 1st part register file is updated & in 2nd part, reg. file is read to access the data.




① 1000: Load  $r_0, 2(r_1)$   
PC ← 1001

MEMRD  
Source: Mem  
Destination: register  $r_0$   
we will get the value of  $r_1$

$$2 + [r_1] = EA$$

the register's value was available in 2nd stage.




$r_0 \leftarrow 2 + [r_1]$   
 $r_0 \leftarrow M[2 + [r_1]]$   
the content is transferred from latch to  $r_0$ .

② 1001: Store  $r_0, 2(r_1)$   
PC ← 1002

It is a mem write op  
MEMWR  
Source: registers  $r_0$   
Destination:  $r_1$   
we will get the value of  $r_0$  &  $r_1$  in 2nd stage itself

$$3 + [r_1] = EA$$


EA is calculated.



As no reg. write opn is needed, nothing will happen in this stage.

③ Add  $r_0, r_1, r_2$

'+' → add opn is identified  
Source: registers  $r_0, r_1$   
Destination: register  $r_0$   
we will get value of  $r_1$  &  $r_2$  in this stage itself



$$r_0 \leftarrow r_1 + r_2$$

This result is transferred to the mem. latch without accessing memory

④ 1000: JMP 2000  
PC ← 1004

Unconditional JOC is identified in this stage,  
PC ← 2000

⑤ 1000: JNZ  $r_0, 2000$   
PC ← 1001

Cond. JOC is identified  
Cond.: -JNZ  
Source:  $r_0$   
Target Add: 2000  
CMPNZ  $r_0$

This is performed by comparator logic in 3rd stage  
if  $r_0 = NZ$ , then PC ← 2000  
if  $r_0 \neq NZ$ , then no change in PC

## Dependencies in pipeline :-

- ① Structural Dependency
- ② Data            "            "
- ③ Control        "            "

- Stalls in the pipeline
- Extra cycle w/o op<sup>n</sup>.

• Structural Dependency :- this is present in the pipeline due to resource conflict, the resource may be memory, registers or functional unit.

	CC <sub>1</sub>	CC <sub>2</sub>	CC <sub>3</sub>	CC <sub>4</sub>	CC <sub>5</sub>
I <sub>1</sub>	Mem	ID	ALU	Mem	
I <sub>2</sub>		Mem	ID	ALU	
I <sub>3</sub>			Mem	ID	
I <sub>4</sub>				Mem	

• In clock cycle 4, I<sub>1</sub> & I<sub>4</sub> are accessing (memory) at the same time, hence there is a resource conflict.

• Conflict is an unsuccessful op<sup>n</sup>, so keep inst<sup>n</sup> ④ into the waiting state until the resource becomes available, this waiting creates the stall.

	CC <sub>1</sub>	CC <sub>2</sub>	CC <sub>3</sub>	CC <sub>4</sub>	CC <sub>5</sub>	CC <sub>6</sub>	CC <sub>7</sub>	CC <sub>8</sub>
I <sub>1</sub>	Mem	ID	ALU	Mem	WB			
I <sub>2</sub>		Mem	ID	ALU	Mem	WB		
I <sub>3</sub>			Mem	ID	ALU	Mem	WB	
I <sub>4</sub>				/ / /	/ / /	/ / /	Mem	ID

(under CC<sub>4</sub>, CC<sub>5</sub>, CC<sub>6</sub>)

→ I<sub>4</sub> can't be fetched in CC<sub>4</sub>, as I<sub>1</sub> is accessing the memory. I<sub>4</sub>

→ In this case CPI ≠ 1 because of presence of extra cycles due to dependencies present in the pipeline.

★ Due to to minimize the stalls in the pipeline due to structural dependency renaming concept is used.

eg in clock cycle 4, inst<sup>n</sup> 1 is accessing the memory to read the data & I<sub>4</sub> is accessing mem. to read the inst<sup>n</sup> because inst<sup>n</sup> & data both are present in same mem. area

there is a conflict. Renaming implies that dividing the mem. in two modules & stores inst<sup>n</sup> & data in diff. modes i.e. code memory & data memory.

	CC <sub>1</sub>	CC <sub>2</sub>	CC <sub>3</sub>	CC <sub>4</sub>	CC <sub>5</sub>	CC <sub>6</sub>	CC <sub>7</sub>	CC <sub>8</sub>
I <sub>1</sub>	CM	ID	ALU	DM	WB			
I <sub>2</sub>		CM	ID	ALU	DM			
I <sub>3</sub>			CM	ID	ALU			
I <sub>4</sub>				CM	ID			
I <sub>5</sub>	CM - code mem.				CM			

DM - Data mem.

→ no stall cycles, CPI=1

When code & data are in diff. modules of the mem.

### Data Dependency:-

consider the program segment where inst<sup>n</sup> j follows inst<sup>n</sup> i in program:-

- i: Inst<sup>n</sup>
- j: Inst<sup>n</sup>

j is data dependent on i when j tries to read the data before i writes it. This means one of the source in j inst<sup>n</sup> is the dest<sup>n</sup> in i inst<sup>n</sup>.

e.g. I<sub>1</sub>: Add r0, r1, r2 → until completion of  
I<sub>2</sub>: MUL r3, r0, r4

Data dependency exists b/w adjacent inst<sup>n</sup>, i.e. it is known as true data dependency.

If Data Dependency exists b/w inst<sup>n</sup>, keep dependent inst<sup>n</sup> in waiting state until the d/p of previous inst<sup>n</sup> is available

e.g. Keep inst<sup>n</sup> j in waiting state until inst<sup>n</sup> i's execution is completed. This waiting creates stalls in the pipeline

	CC <sub>1</sub>	CC <sub>2</sub>	CC <sub>3</sub>	CC <sub>4</sub>	CC <sub>5</sub>	CC <sub>6</sub>	CC <sub>7</sub>
I <sub>1</sub> : Add r0, r2	IF	IDT Source r1, r2 Dest. r0 Op. + Data r2 value will be accessed	ALU r1+r2	MA	WB		
I <sub>2</sub> : MUL r3, r0, r4	IF	ID Source r0, r4 Dest. r3 Op. * r3 value				ALU	

we can't get the value of r0, because it is dependent upon the result of I<sub>1</sub>.

To check whether the resources are independent resources.

Tomasso Algo.	S/No	Function	IOP <sub>1</sub>	IOP <sub>2</sub>	DOP <sub>1</sub>	DOP <sub>2</sub>	Status
	1	+ r0 r1	r2				1
	2	* r3 -	r4	r0(I <sub>1</sub> )			

The r0 which acts as operand in I<sub>2</sub> is the destination for I<sub>1</sub>.

If the status IOP :- Independent operand  
DOP :- Dependent operand

I <sub>3</sub>		IF	///	///	ID	* Total 2 stalls.
I <sub>4</sub>					IF	
			CC <sub>3</sub>	CC <sub>4</sub>	CC <sub>5</sub>	CC <sub>6</sub>


★ I<sub>3</sub> remains in IF, because ID segment is occupied by the inst<sup>n</sup> I<sub>2</sub>.

In the above execution sequence in clock cycle 3, during the decoding process of I<sub>2</sub>, the CPU recognizes that dependency exists b/w I<sub>2</sub> & I<sub>1</sub>, so execution state is not allocated for I<sub>2</sub> until completion of I<sub>1</sub>, so 2 stall cycles are created.

To minimize the stalls in the pipeline due to data dependency, operand forwarding mechanism is used. Operand forwarding is a b/w technique, it is also known as By-passing/short-circuiting.

→ Bypassing means one stage ALU o/p acts as the another inst<sup>n</sup> ALU i/p.

This means before updating the result into the reg file, we can access it from the latch.



where

- I<sub>1</sub>: - Add r0, r1, r2
  - I<sub>2</sub>: - MUL r3, r0, r4
  - I<sub>3</sub>: - DIV r5, r0, r6
  - I<sub>4</sub>: - SUB r7, r0, r8
- only one data dependency because I<sub>1</sub>'s o/p acts as I<sub>2</sub>'s i/p.

no data forwarding in this case, because it will read the data from the reg. file



I<sub>2</sub> inst<sup>n</sup> gets r0 from the I<sub>1</sub> ALU's reg. rather than waiting & taking it after WB from reg. file.

\* While execution of transfer of control inst<sup>n</sup>, the program execution sequence is altered. Control dependency exists in the pipeline due to the TOC inst<sup>n</sup> execution.

### [Unconditional TOC :-

consider the following program segment :-

- 1000: I<sub>1</sub>
- 1001: I<sub>2</sub>
- 1002: I<sub>3</sub> (JMP 2000)
- 1003: I<sub>4</sub>
- 2000: BI<sub>1</sub>
- 2001: BI<sub>2</sub>



PC is incremented after inst<sup>n</sup> fetch  
OP<sup>n</sup>.

	CC <sub>1</sub>	CC <sub>2</sub>	CC <sub>3</sub>	CC <sub>4</sub>	CC <sub>5</sub>	CC <sub>6</sub>
1000: I <sub>1</sub>	IF PC=1001	ID	ALU	MA		
I <sub>2</sub>		IF PC=1002	ID	ALU		
I <sub>3</sub> (JMP 2000)			IF PC=1004	ID Uncond. JOC PC=2000		
I <sub>4</sub> → unwanted inst <sup>n</sup>				IF PC=1005		
BI <sub>1</sub>				stall	IF PC=2001	ID
BI <sub>2</sub>						IF PC=2002

The process of removing the unwanted inst<sup>n</sup> is known as flush/freeze.

V.V Imp.

- ★ If the target address is available at "k<sup>th</sup>" inst segment, then no. of ~~flush~~ stalls will be "k-1".
- ★ In RISC processor, the no. of stalls will be 1, as the target address is available after the 2nd stage. [when only 1 branch inst<sup>n</sup> is present.]
- ★ ~~///~~ ~~IF~~
- ★ Inst<sup>n</sup> fetch is overlapping with inst<sup>n</sup> decode, ∴ before decoding the previous inst<sup>n</sup>, a new inst<sup>n</sup> is inserted into the pipeline.
- ★ If the decoding stage decodes the inst<sup>n</sup> as data transfer or data manipulation, the next inst<sup>n</sup> is a wanted inst<sup>n</sup>.
- ★ If the decoding stage decodes the inst<sup>n</sup> as unconditional JOC, then the next inst<sup>n</sup> is unwanted inst<sup>n</sup>, the unwanted inst<sup>n</sup> are flushed out from the pipeline. The process of removing unwanted inst<sup>n</sup> is known as flush/freeze.



\* The flush/freeze op<sup>n</sup> creates the stalls in the pipeline. These stalls are known as Branch penalties

\* Branch Penalty = At what stage the target address is available - 1

\* for RISC, branch penalty is always 1.

\* The no. of stall cycles created from the branch op<sup>n</sup> = Branch freq. \* Branch penalty  
e.g.

Consider 4 stage pipeline, the target address is not available until completion of inst<sup>n</sup>, if program contains 30% unconditional branch inst<sup>n</sup>, how many no. of stall cycles are created from those branch op<sup>n</sup>?

Ans. Branch penalty = 3  
No. of stall cycles = 0.3 \* 3 = 0.9

### Conditional TOC

Consider the program segment:


1000: I<sub>1</sub>  
1001: I<sub>2</sub>  
1002: I<sub>3</sub> (JNZ 80, 2000)  
1003: I<sub>4</sub>  
⋮  
2000: BI<sub>1</sub>  
2001: BI<sub>2</sub>

Execution Sequence (condition true):-

I<sub>1</sub> - I<sub>2</sub> - I<sub>3</sub> - BI<sub>1</sub> - BI<sub>2</sub>

Ex (False condition):-

I<sub>1</sub> - I<sub>2</sub> - I<sub>3</sub> - I<sub>4</sub>



unwanted inst when cond is true

inst completed in 1st stage

So,  $I_4$  is flushed & a stall is created.

- ★ When the decoding stage decodes the  $inst^n$  as conditional TOC with true condition, then the next  $inst^n$  is unwanted  $inst^n$ , flushout the unwanted  $inst^n$ , otherwise (if it is false cond<sup>n</sup>) the next  $inst^n$  is a wanted  $inst^n$ , so no need to flush.

Note: If  $inst^n$  is conditional TOC, how many times the cond<sup>n</sup> evaluates to true, only those many stalls are present.

e.g

30% cond<sup>n</sup> TOC  $\begin{cases} 70\% \text{ (true)} \rightarrow \text{Branch Penalty} \\ 30\% \text{ (false)} \rightarrow \text{No branch Penalty} \end{cases}$

$$0.3 \times 0.7 = 0.21$$

No. of stall cycles from cond. branch =  $\frac{0.21}{\text{Branch freq}} \times \text{Branch penalty}$

$$= 0.3 \times 0.7 \times 3$$

$$= 0.21 \times 3 = 0.63$$

[use previous ques]

- ★ Due to Unconditional TOC & Conditional TOC, the pipeline doesn't operate at 100% efficiency.

- To minimize the stalls in the pipeline due to control dependency, branch prediction buffer (or) Branch target buffer is used.
- Branch target buffer is placed in the  $inst^n$  fetch stage.

PC entry	Expected PC

★ No exact soln. for stalls in TOC.

- ★ In the PC entry, the next  $inst^n$  address after the TOC.


inst<sup>n</sup> is maintained in the expected PC, the target address is maintained.

1000: I<sub>1</sub> = CL - 04

1001: I<sub>2</sub> = ADD

1002: I<sub>3</sub> = JNZ r<sub>0</sub>, 1000 ; 1st r<sub>0</sub> = 04

1003: I<sub>4</sub>



an entry is made in the buffer, which shows PC value & target address

(i), (ii) & (iii) PC's are checked with the PC entry in the buffer table if they do not match then, execute decode the current inst<sup>n</sup> & if the PC value matches with target address, target address is made equal to expected PC.

\*1003, here no stall.

the next inst<sup>n</sup> is fetched from 1000 without letting the decoding operation to complete. when decoding completes, it tells that next address is 1000, which is already known by expected PC, 2<sup>nd</sup> inst<sup>n</sup> was fetched from 1000, rather than

\* This concept is useful to execute the loop, in the loop execution, the stalls are present during 1st & last cycle of the loop. The objective of prediction buffer is to predict the TA before decoding,

## Delayed Branches:-

This concept preserves the execution path in the pipeline while execution of transfer of control op<sup>n</sup>.

- Delayed branch slot is associated with NOP op<sup>n</sup>.
- Unwanted inst<sup>n</sup> slots are defined as the delayed slots, ∴ it substitutes the NOP op<sup>n</sup>, so functionality is safe & not missing.

	CC <sub>1</sub>	CC <sub>2</sub>	CC <sub>3</sub>	CC <sub>4</sub>	CC <sub>5</sub>	CC <sub>6</sub>	
I <sub>1</sub>	IF	ID <small>(if it is add op<sup>n</sup> then next inst<sup>n</sup> is wanted)</small>					The first statement is never a delayed slot. → Delayed slot (as next inst <sup>n</sup> is wanted, then delayed slot is forwarded to next inst <sup>n</sup> ) → Delayed slot (as next inst <sup>n</sup> is unwanted inst <sup>n</sup> , next slot is fixed delay slot & a NOP is fixed delay slot in its place)
I <sub>2</sub>		IF	ID <small>(if it is MEMB, then next inst<sup>n</sup> is wanted)</small>				
I <sub>3</sub>			IF	ID <small>(if it is Uncond TOC then next inst<sup>n</sup> is unwanted)</small>			
I <sub>4</sub>				IF	NOP		
BI <sub>1</sub>					IF		

★ The delayed slot is defined in the 2nd cycle (i.e. CC<sub>2</sub>). If the decoding stage decodes the inst<sup>n</sup> as data transfer or data manipulation, then the delayed slot is forwarded to next cycle. If the decoding stage decodes the inst<sup>n</sup> as unconditional TOC or conditional TOC with true cond<sup>n</sup>, then the delayed slot is fixed, so NOP is substituted during the decoding process.

## Scheduling

Consider following program segment:

- I<sub>1</sub>: Add r0, r1, r2
- I<sub>2</sub>: MUL r3, r0, r4
- I<sub>3</sub>: Add r4, r5, r6
- I<sub>4</sub>: Add r3, r7, r8

The processor executed the inst<sup>n</sup> in in-order-execution  
i.e.  $I_1 \rightarrow I_2 \rightarrow I_3 \rightarrow I_4$ .

→  $I_2$  is data dependent on  $I_1$ , ( $I_3$  &  $I_4$ ) are independent inst<sup>n</sup>.

★ Scheduling causes the out-of-order execution

→  $I_2$  undergoes waiting till the completion of  $I_1$ ,  
∴  $I_3$  &  $I_4$  are also sharing the stall cycles even though they are independent.

$I_1$	IF	ID	ALU	Mem	WB	
$I_2$		IF	ID	-	-	ALU
$I_3$			IF	-	-	ID
$I_4$				-	-	IF

To avoid above problem, schedule the inst<sup>n</sup>,  
scheduling causes out-of-order execution or  
reorder execution, i.e.  $I_1 - I_3 - I_4 - I_2$ .

Out-of-order execution creates two more dependencies in the pipeline, Anti Dependency & Output Dependency.

as  $I_3$  is executed before  $I_2$ ,  $I_3$  writes result in  $r_4$  &  $I_2$  have  $r_4$  as i/p, then  $I_2$  will read

★ ★ (C) Consider the program segment where inst<sup>n</sup>  $j$  follows inst<sup>n</sup>  $i$  in the program order.

Anti-Dependency exists when the inst<sup>n</sup>  $j$  tries to modify the registers before inst<sup>n</sup>  $i$  reads it.

e.g.

inst<sup>n</sup>  $I_3$  modifies reg.  $r_4$  before  $I_2$  reads it.

★ ★ O/p dependency :- it exists when inst<sup>n</sup>  $j$  tries to write the reg. before inst<sup>n</sup>  $i$  writes it, ∴ the reg. is loaded with old value.

e.g. inst<sup>n</sup> I<sub>4</sub> writes the reg. r<sub>3</sub> before inst<sup>n</sup> I<sub>2</sub> writes it.

Date	King
Page No.	

★  
2012  
GATE

Due to the register conflict, the Anti & O/p dependencies are present in the pipeline, reg. renaming concept is used to avoid the anti & o/p dependency, i.e. use the temporary storage (reorder buffers) to store the o/p of the I<sub>3</sub> & I<sub>4</sub>.


After receiving the exception signal from the inst<sup>n</sup> I<sub>2</sub>, the reorder buffer values are updated into the reg. file, ∴ data is safe.

### Hazards:-

Hazard is created when the dependency exists in the pipeline. Hazard is a delay. Delay creates the extra cycles. Extra cycles are known as stalls.

Hazards are classified into 3 types based on the order of read & write op<sup>n</sup>, i.e.:-

- ① RAW (Read after Write)
- ② WAR (Write after Read)
- ③ WAW (Write after Write)



When j performs these op<sup>n</sup> before i performs these op<sup>n</sup>, there is risk of hazard.

- RAW:- This hazard is created when the inst<sup>n</sup> j tries to read the data before inst<sup>n</sup> i writes it (True Data Dependency).
- WAR:- This hazard is created when the inst<sup>n</sup> j writes the data before inst<sup>n</sup> i reads it, (Anti-Dependency).
- WAW:- This hazard is created when the inst<sup>n</sup> j writes the data before inst<sup>n</sup> i writes it, (O/p dependency).

### Performance Evaluation of pipeline with Stalls

$$\text{Speed-up}(S) = \frac{\text{Avg. instr. execution time of non-pipeline}}{\text{Avg. instr. execution time of pipeline}}$$

$$(2) S = \frac{\text{Avg. CPI}_{\text{non-pipe}} * \text{Cycle Time}_{\text{non-pipe}}}{\text{Avg. CPI}_{\text{pipe}} * \text{Cycle Time}_{\text{pipe}}}$$

(3) The ideal CPI of pipeline processor is always almost 1, so  $\text{avg. CPI}_{\text{pipe}} = \text{ideal CPI} + \frac{\text{no. of stall cycles}}{\text{Instn.}}$

$$\therefore \boxed{\text{avg. CPI}_{\text{pipe}} = 1 + \frac{\text{no. of stall cycles}}{\text{Instn.}}}$$

under this -

$$S = \frac{\text{Avg. CPI}_{\text{non-pipe}} * \text{cycle-time}_{\text{non-pipe}}}{(1 + \frac{\text{no. of stall cycles}}{\text{Instn.}}) * (\text{cycle-time})_{\text{pipe}}}$$

Q Assume that pipelining & non-pipelining circuits are perfectly balanced, i.e. no skew time/setup time overhead, pipeline & non-pipeline cycle times are equal.

$$S = \frac{\text{Avg. Inst}^n \text{ET}_{\text{non-pipe}}}{(1 + \frac{\text{no. of stall cycles}}{\text{Instn.}})}$$

When all the inst<sup>n</sup> are taking same no. of cycles, then 1 inst<sup>n</sup> execution time = the no. of stages in the pipeline.

Under this condition -

$$\boxed{S = \frac{(\text{no. of stages in pipeline})}{1 + \frac{\text{no. of stall cycles}}{\text{Instn.}}}}$$

If there is no stalls, the processor is operating with 100% efficiency,

$$\boxed{S = \text{Pipeline Depth} = k}$$

Chp 1

$$(2) \text{Q12} \quad \frac{n}{(k+n) * t_p} = \frac{1}{t_p} = \frac{1}{t_p}$$

$$\begin{aligned} \text{Avg Execution Time} &= (1 + \frac{\text{no. of stalls}}{\text{Instn.}}) * \text{cycle time} \\ &= (1 + 4 * 0.2) * 10 \text{ ns} = 18 \text{ ns} \end{aligned}$$

Date

05.05.12

V.V. Imp.


Date: \_\_\_\_\_  
Page No. \_\_\_\_\_

## Memory Organisation

- Cache Memory :- Acc. to the memory hierarchy, the system supported memory standards are defined below:-

① Level :	1	2	3	4
② Name	Register	Cache	Main mem.	Sec Mem.
③ Typical size	<1KB	<16MB	<16 GB	>100GB
④ Access Time(ns)	0.25-0.5	0.5-25	80-250	50,00,000
⑤ Bandwidth(MB/sec)	20k-100k	5k-10k	1k-5k	20-150
⑥ Managed by	Compiler	H/W	OS	OS
⑦ Backed by	Cache (taking data from cache)	Main Mem. (Data to cache Mem. is taken from main mem. onchip/offchip)	Sec Mem.	CD
⑧ Implementation:	Multiport port	SRAM	DRAM (capacitor)	Magnetic

- Acc. to the above standards, the memory hierarchy is designed to minimize the speed gap b/w the CPU & Memory.
- The Accessing order of the hierarchy mem. system is



• The data transfer b/w Sec. Mem. & Main mem. is controlled by OS.

- If CPU requires data, then it checks data in registers, if it is present in reg., then event is a hit, otherwise it is a miss.
- If the data is not present in reg., then it checks in the cache memory

• The data transfer b/w Cache Mem. & Main mem. is controlled by Computer Organisation.



- When CPU access the memory, it checks the availability of data in registers, if data is available,  $op^n$  is hit, then the req. data is transferred to ALU, otherwise  $op^n$  is a miss. When the  $op^n$  is miss in the register, then the next reference is given to the cache memory.
- If  $op^n$  is hit in cache, the data is transferred to the CPU in the form of words. If it is a miss in cache, the reference is forwarded to main memory.
- If  $op^n$  is hit in main memory, then the req. data is transferred to the cache in the form of blocks & to CPU in form of words.
- Miss in main memory, the reference is forwarded to Sec. memory. The  $op^n$  is always hit in sec. mem.,  $\therefore$  the corresponding data is transferred to main mem. in the form of pages, transferred to cache mem. (via main mem.) in the form of blocks & to CPU (via cache mem.) in the form of words.

★ Locality Of Reference :- The CPU performs read & write  $op^n$  only on the cache, the cache mem. maintains the image of main mem. This property is called as the principle of locality of reference.


→ Based on the type of accessing, the mem. organisation is divided into 2 types :-

① Simultaneous / Independent Mem. org<sup>n</sup>.

② Hierarchical Mem. Orgn.

→ Independent Mem :- In this org<sup>n</sup>, the CPU directly communicates with all the levels of

mem. directly, still it follows accessing order, from level 1 to level n



- Here  $H_1, H_2, \dots, H_n$  indicates the hit ratio of corresponding levels of mem.  $\text{Hit ratio} = \frac{\text{no of hits in mem.}}{\text{total no. of accesses to that mem.}}$
- $\boxed{\text{Hit ratio} + \text{Miss ratio} = 1}$
- $T_1, T_2, \dots, T_n$  are the accessing times of the respec. levels of mem.
- In this org<sup>n</sup>, there is no communication established b/w the levels of memory.
- If there is a miss in  $L_1$ , data is transferred from  $L_2$  to CPU without involvement of  $L_1$ .
- If there is a miss in  $L_2$ , data is transferred from  $L_3$  to CPU w/o involvement of  $L_2$  &  $L_1$ .
- $\vdots$

The avg. access time of memory is

<sup>independently/ simultaneous accessing time.</sup>


$$T_{\text{avg}} = H_1 * T_1 + (1-H_1) H_2 * T_2 + (1-H_1)(1-H_2) H_3 T_3 + \dots + (1-H_1)(1-H_2) \dots (1-H_{n-1}) H_n T_n$$

where  $\boxed{H_n = 1}$

- $T_{\text{avg}}$  - time req. to access one word from the memory.

1 word  $\rightarrow T_{\text{avg}}$   
 efficiency of mem. system =  $\frac{1}{T_{\text{avg}}}$  words/sec, no of words accessed in 1 sec.

→ Hierarchical Mem. Org<sup>n</sup>:- In this org<sup>n</sup>, the CPU can perform read or write op<sup>n</sup> only on the level 1 memory. If the op<sup>n</sup> is miss in level 1, take the data from the higher levels into L<sub>1</sub>, later the CPU can perform the read/write op<sup>n</sup> on the L<sub>1</sub> memory, i.e.



where  $H_n = 1$ .

Hierarchical Mem. System

$$T_{avg} \text{ (for hierarchical mem. system)} = H_1 * T_1 + (1-H_1)H_2(T_1+T_2) + (1-H_1)(1-H_2)H_3(T_1+T_2+T_3) + \dots + H_n(1-H_1)(1-H_2)\dots(1-H_{n-1})H_n(T_1+T_2+\dots+T_n)$$

$$\begin{aligned} \text{if } T_{avg} &= H_1 * T_1 + (1-H_1)H_2(T_1+T_2) \\ &= H_1 T_1 + H_2 T_1 + H_2 T_2 - H_1 H_2 T_1 - H_1 H_2 T_2 \\ &= H_1 T_1 + T_1 + T_2 - H_1 T_1 - H_1 T_2 \quad [H_2 = 1] \\ \boxed{T_{avg} &= T_1 + (1-H_1)T_2} \end{aligned}$$

Q1. In a 2-level memory, the Level 1 mem. is 5 times faster than level 2 & its access time is 10ns less than T<sub>avg</sub>, let L<sub>1</sub> access time be 20ns, what is the hit ratio? [no hierarchy word, independent.]

$$\begin{aligned} \text{Ans. } 30 &= H_1 * 20 + (1-H_1)H_2 * 100 \\ 30 &= H_1 * 20 + (1-H_1) * 100 \\ 30 &= 20H_1 + 100 - 100H_1 \\ 70 &= 80H_1 \\ H_1 &= 7/8 \approx 0.9 \end{aligned}$$

$$\star S = \frac{\text{Performance of } L_1}{\text{Performance of } L_2} = \frac{1/\text{Access time of } L_1}{1/\text{Access time of } L_2} = \frac{T_2}{T_1}$$

★ If the question doesn't say that mem. is hierarchical, ∴ in that case, take it as independent.

The complete block must be transferred which comprises

Date:	King
Page No.	

Q2. 3 level memory has the following specifications:-

Level	Access time/word	Block size (words)	Hit ratio
1	20	—	0.8 $T_1 = 20 \text{ ns}$
2	50	2	0.9 $T_2 = 100 \text{ ns}$
3	100	4	1 $T_3 = 100 \text{ ns}$

If the referred block is not available in  $L_1$ , transfer it from  $L_2$  to  $L_1$ , if not available in  $L_2$ , transfer it from  $L_3$  to  $L_2$  &  $L_2$  to  $L_1$ , what is  $T_{avg}$  to access the block.


Ans

$$\begin{aligned}
 T_{avg} &= 0.8 \times 20 + 0.2 \times 0.9 \times (120) + 0.2 \times 0.1 \times (520) \\
 &= 16 + 24 \times 0.9 + 10.4 \\
 &= 16 + 10.4 + 21.6 \\
 &= 48 \text{ ns}
 \end{aligned}$$

★ We have to access the block, it takes  $\downarrow$  50 ns to access 1 word from level 2, so it will take 100 ns to access a block in  $L_2$  (which is of 2 words length)

### • Cache Memory:-

Cache Mem. acts as intermediate mem. b/w CPU & main memory. Therefore, CPU performs read & write op<sup>n</sup> only on the Cache data.



The basic elements of cache mem. is:-

- ① Mem. Org<sup>n</sup>
- ② Mapping techniques
- ③ Replacement Algo.
- ④ Uptaking Techniques.
- ⑤ Multilevel Caches

★ Ex

Date	_____
Page No.	_____

• Memory Org<sup>n</sup>:-

The data is transferred from the main memory to cache memory in the form of blocks, ∴ the main mem. & cache mem. both are organised into blocks.


→ Cache Mem. Org<sup>n</sup>:-

The cache Mem. is divided into equal parts based on the block size. Each part is called as Cache block or Cache line, ∴ ~~each~~ No. of Cache blocks =  $\frac{\text{Cache mem. size}}{\text{Block size}}$

Consider 8 byte Cache mem. & 2 byte block size, no. of Cache blocks =  $\frac{8}{2} = 4$


★ Before Org<sup>n</sup>

8 block Cache  
8 byte Cache




After Org<sup>n</sup>

# of cache blocks =  $\frac{8}{2} = 4$



3-bit Cache address

★ No change in capacity but the internal Org<sup>n</sup> changes. (internal structure changes)



[ 3 bit Cache address is interpreted as 2 bit line offset & 1 bit word offset.

size of line offset =  $\log_2 4 = 2$       size of word offset =  $\log_2 2 = 1$

\* Before Main Mem. Org<sup>n</sup>:

The main mem. is also divided into equal parts based on the block size. Each part is called as main mem. block. The main mem. block no. is identified by "tag".  

$$\text{No. of main mem. blocks} = \frac{\text{main mem. size}}{\text{block size}}$$



- consider 16 byte main mem. & 2 byte block size, the no. of main mem. blocks =  $\frac{16}{2} = 8$ .

Before Org<sup>n</sup>

16 byte main mem.

After Org<sup>n</sup>


no. of main mem. blocks =  $\frac{16}{2} = 8$   
 $8 * 2 \text{ byte} = 16 \text{ B}$



used to identify main mem. block no.

word address in the block.

Physical Address




indicates main mem. block no.

indicates word address in block.


$$\log_2(\text{no. of main mem. blocks}) = \log_2(8) = 3 \text{ bit}$$

$$\log_2(\text{Block size}) = \log_2(2) = 1 \text{ bit}$$

\* In this org<sup>n</sup>, there is no change in the capacity, but internal structure changes. The main mem. controller interprets the physical address as tag field & word offset field. This format is described earlier.




\* Cache controller :



Q5. Consider the cache mem. size is 64KB & block size is 64 bytes, if CPU generates 20 bit physical address, how many blocks are present in the cache mem & main mem?


Ans. Blocks in cache = 1024  
 Blocks in main mem.  
 Mem size of main mem. =  $2^{20} = 1 \text{ MB}$   
 Blocks in main mem. =  $\frac{2^{20} \text{ Bytes}}{2^6 \text{ Bytes}} = 2^{14}$

★ The 20 bit physical address interpretation at Cache controller is:-



↳ these tags are stored in the tag mem. in the cache controller.

★ 20 bit address interpretation at main mem.:-



## Mapping techniques:-

The process of transferring the data from main mem. to Cache mem. is called Mapping. There are 3 mapping techniques used:-



- ① Associative Mapping
- ② Direct Mapping
- ③ Set Associative Mapping

- Associative Mapping:- In this mapping technique, no mapping function is used, ∴ anyone of the main mem. block can be placed into anyone of the cache mem. lines, i.e. there is cache addressing is not used.
- The main mem. address format is used at the Cache Controller.



- The complete data along with tag is transferred from main mem. to cache mem.

Associative: CPU / cache / MM  
 words / 8 bytes / blocks 16 bytes  
 block size = 2 byte.






★ The address

- Consider the program segment


```

I1: MOV r0, [0000]
I2: MOV r1, [1000]
I3: Add r0, r1
    
```


I<sub>1</sub>: CPU generates the Memory Address



I<sub>2</sub>: CPU generates Mem. Addr.



- \* ① During execution of the program, whenever CPU identifies the mem. ref. inst<sup>n</sup>, it generates the mem. address & transfer to the cache memory.
- ② The Associative Cache interprets the mem. addr. into its known format, i.e.



- ③ The CPU generated tag is compared with the existing tag in the cache controller.
- ④ If anyone of the existing tags matches with CPU generated tag, op<sup>n</sup> is hit, i.e. based on the

Date	_____
Page No.	_____

word offset, the respec. word is transferred to the dest<sup>n</sup>.

- ⑤ If none of the existing tags matches with the CPU generated tag, op<sup>n</sup> is miss, so the ref. is forwarded to the main memory.
- ⑥ Acc. to the main mem. address format, the corresponding block maps into anyone of the cache line, later word is transferred to the CPU.

$$\text{⑦ Tag mem. size} = \text{no. of Cache lines} * \text{no. of tag bit at each line.}$$

$$\text{⑧ Data mem. size} = \text{no. of Cache lines} * \text{no. of bits in one block}$$

$$\text{Tag mem. size} = 4 * 3 = 12 \text{ bits}$$

$$\text{Data mem. size} = 4 * 16 = 64 \text{ bits}$$

$$\text{Cache size} = \text{Tag mem. size} + \text{Data mem. size}$$

$$\therefore \text{Cache size} = 12 + 64 = 76 \text{ bits.}$$

### • Direct Mapping:-

- ① In this mapping technique, mapping function is used to transfer the data from the main mem. to cache mem. &
- ②  $\therefore$  there is a binding that takes b/w the main mem. block no. to cache mem. line no. So, cache addressing is used.
- ③ The mapping function is  $K \text{ MOD } N = i$ .
- $K$ :- main mem. block no.  
 $N$ :- no. of cache lines  
 $i$ :- Cache mem. line no.
- line no. in cache  
 no. of cache lines  
 Main mem. block no.


# Cosmos(Sajal)

KR

e.g.


0 MOD 4 = 0	4 MOD 4 = 0
1 MOD 4 = 1	5 MOD 4 = 1
2 MOD 4 = 2	6 MOD 4 = 2
3 MOD 4 = 3	7 MOD 4 = 3

- ① The above mapping function shows the relationship b/w the main mem. block no. to cache mem. line no., cache mem. addressing is used.
- ② The address format at the cache controller is



$= 2^1 = 2$  → this means that 2 blocks of main mem. blocks can be stored at one line in cache mem. In our example block 0 & block 4 can be stored in line 0, but not at the same time, i.e. only 1 block from main mem. can be stored in 1 line.

Direct



Since this is extra bit which is not used in mapping, it is stored in the cache controller. The no. of bits stored in the cache controller signifies that how many blocks from main mem. can be mapped into that particular line in cache (though only 1 block can be stored at a time).

Main Memory  
B0 [000] → 0 Mod 4 = 0 (00) which makes the tag field at cache of 3 bits. The "0" extra bit is stored in cache controller.

In this case, we get 0 after doing  $0 \text{ MOD } 4$ . So the B0 from main mem. is stored in 00 (binary for 0) line no., now the tag field is 2 bit (00), the extra bit '0' is also stored.

\*① During mapping, complete data is transferred from main mem. to corresponding cache line along with the tag.



② During this process, some of the tag bits maps into the cache mem. address logic & remaining bits are stored in the cache controller.

→ Consider program segment -



```

I1: MOV r0, [0000]
I2: MOV r1, [1000]
I3: Add r0, r1
    
```

I<sub>1</sub> CPU generates mem. address



I<sub>2</sub> CPU generates mem. address.




# Cosmos(Sajal)


- ① Compulsory Miss
- ② Capacity Miss
- ③ Conflict Miss

Date: \_\_\_\_\_ Kitty  
Page No. \_\_\_\_\_

So, the address is forwarded to Main mem.



- ① CPU generated address is transferred to the direct cache.
- ② The direct cache interprets the req. based on its known format.



So, the block B4 is transferred to the 0th line no. of cache mem. [0 → decimal, 00 → binary] but 00 contains B0 block, so it is overwritten by in the cache mem. by B4.


- ③ The line offset is directly connected to the cache memory address logic, so the corresponding cache line is enabled w.r.t. line offset.
- ④ The existing tag with the enabled line is compared with CPU generated tag.
- ⑤ When both matches, op<sup>n</sup> is hit. Then data is transferred to CPU based on the word offset.
- ⑥ When both doesn't match, op<sup>n</sup> is miss, so map the respective block from main mem. to cache memory based on the tag, later the data is transferred to the CPU.

\* Tag mem. size =  $\frac{\text{no. of Cache lines} \times \text{no. of bits in each line}}{\text{no. of bits in each line}}$

copy

The disadvantage in the direct mapping is only 1 block is possible in each Cache Line at a time, ∴ Conflict Miss increases.

- Prog. I<sub>1</sub> MOV r0, [0000]
- I<sub>2</sub> MOV r1, [1000]
- I<sub>3</sub> MOV r2, [0001]
- I<sub>4</sub> MOV r3, [0001]
- I<sub>5</sub> Add r0, r1
- I<sub>6</sub> Add r2, r3



\* I<sub>5</sub> & I<sub>6</sub> do not have to do anything with cache as it is just seg. to seg. of mem. is not involved.

- (i) During I<sub>1</sub>, there will be a hit.
- (ii) During I<sub>2</sub>, the ~~1000~~ 4 Mod 4 = 0, but 0 line no. contains B0 & not B4, so there will be a miss & B4 need to be transferred to line no. 0, now line no. 0 contains B4.
- (iii) During I<sub>3</sub>, 0 Mod 4 = 0, but when tag field is compared, it doesn't match, ∴ it will be a miss & B0 will be transferred from main mem. to cache.
- (iv) During I<sub>4</sub>, 4 Mod 4 = 0, but when tag field is compared, it doesn't match & there will be a miss & B4 will be transferred from main mem. to cache.

\* To avoid the above problem, there is a need of alternate cache organization which is used to hold multiple blocks in the same line at the same time. This alternate approach is called as Set-Associative Cache Organization.

## Set Associative Mapping:-

In this mapping, each cache line can hold the multiple blocks, i.e. the Cache memory is organized into no. of sets based on the no. of blocks present on the same line.


No. of set  $s = \frac{N}{P}$ , where N indicates no. of cache lines, P-way

of cache lines, P indicates no. of blocks in the same line.



Consider 8 byte cache & 2 byte block using 2-way set associative cache orgn. The no. of sets, is:-

no. of cache lines =  $\frac{8}{2} = 4$



$\therefore$  no. of sets =  $\frac{4}{2} = 2$ .




8 byte cache



# of lines =  $\frac{\text{Cache size}}{\text{Block size}} = \frac{8}{2} = 4$



# of sets =  $\frac{4}{2} = 2$



$\log_2(\# \text{ of sets}) = \log_2 2 = 1$

$\log_2(\text{Block size}) = \log_2 4 = 2$

[as one set contains 2 blocks.  $\therefore$  size of one set = 4 bytes]

★ Too many sets  $\rightarrow$  fully associative cache memory.

★ Too little sets  $\rightarrow$  direct cache memory.

$\therefore$  2 way & 4 way set associative cache gives the best result in the cache design.

**Mapping function:** In this technique, mapping fn is used to transfer data from main mem. to cache mem, i.e. there is a binding provided with the main mem. block no. to cache mem. line no.

② The mapping fn. is  $k \text{ MOD } S = i$ , where  $k$ :- main memory block no.,  $S$ :- no. of sets in cache,  $i$ :- cache memory set no.







# Cosmos(Sajal)

(1)

- 0 mod 2 = 0      4 mod 2 = 0
- 1 mod 2 = 1      5 mod 2 = 1
- 2 mod 2 = 0      6 mod 2 = 0
- 3 mod 2 = 1      7 mod 2 = 1

The above mapping fn. shows the relationship b/w main memory block no. & cache mem. set no., ∴ cache mem. addressing is used.

The physical address can be interpreted at set associative cache controller is :-  $\xrightarrow{4\text{-bit (physical address)}}$




Cache


0  $\rightarrow$  this is the set no. where B0 will be stored  
 1  $\rightarrow$  this is the set no. where B7 will be stored

During this mapping process, the complete data along with tag is transferred to cache mem. Some of the tag fields maps into cache mem. address logic & remaining in cache controller.

- e.g.  $I_1: \text{MOV } R0, [0000]$
- $I_2: \text{MOV } R1, [1000]$
- $I_3: \text{Add } R0, R1$



The MUX O/p's 00 in one cycle & xx in next cycle & this is compared with CPU generated tag (00)



in this set 2 tags are possible (two blocks are possible)

# Cosmos(Sajal)


I<sub>2</sub>

CPU generates Mem. Address

1000

2-way set-Associative cache known format

tag | so | wo



miss  
the MUX will output 00 in 1st cycle & xx in next cycle & these o/p's

will be compared with CPU generated tag '10', which doesn't match, hence it will be a miss.

then, the address is forwarded to main mem.


1000

Main mem. known format

tag | wo

3 1

100 0



- ① The CPU generated mem. req. is initially referred in the cache mem.
- ② Acc to 2-way set-associative address format, the cache controller interprets the req. i.e.
- ③ 

tag	so	wo
-----	----	----
- ④ The Set offset field is directly connected to the addr. logic of cache mem., ∴ the respec. Cache line is enabled based on the set offset value.
- ⑤ The enabled set contains 2 possible tags, ∴ MUX is req.

(3)

to compare these tags one after another to the CPU generated tag. If anyone is matching  $op^n$  is hit, the respec. data is transferred to the dest<sup>n</sup> based on the word offset value.

- ⑤ When none of the tags are matching,  $op^n$  is Miss, then map the respec. block into the respec. set using the mapping function. Later the data is transferred to the CPU.

$$\text{The tag mem. size} = \text{no. of cache lines} \times \text{no. of blocks in each set} \times \text{no. of bits in one tag.}$$

(or no. of sets)

If some more bits are there, then we will add it in tag field.

### Types Of Cache Misses

There are 3 types of Cache Misses possible:-

- ① Compulsory Miss / First reference miss / cold-start :-

The very first reference to the cache is itself a miss, called as compulsory miss.

e.g. when cache is initially empty.

- ② Capacity Miss:-

Because of the limited capacity of cache, during the execution of the program, some of the cache blocks are replaced & later retrieved.

- ③ Conflict Miss / Collision / Inference Miss :-

Too many blocks when mapped on the same line is known as conflict miss.

e.g.

Direct mapping & set associative mapping creates conflict miss.

### Types Of Locality :-

Based on the way of accessing reusable data, the locality of reference is divided into 2 types:-

- ① Temporal Locality, → same word in same block can be referenced by CPU in near future.
- ② Spatial locality, → adjacent word in same block can be referenced by CPU in near future.
- ③ Sequential " →

# Cosmos(Sajal)

Temporal Locality means the same word in same block can be referenced by CPU in the near future.

e.g.  $I_1: r0, [0000]$   
 $I_2:$   
 $I_3:$   
 $I_4: MOV r0, [0000]$   
 $I_5:$   
 $I_6:$   
 $I_7: MOV r0, [0000]$

Spatial locality means the adjacent words in the same block can be referenced by CPU in near future.

e.g.  $I_1: MOV r0, [0000]$   
 $I_3: MOV r0, [1000]$   
 $I_5: MOV r0, [0000]$


## Replacement Algorithm:-

When the cache is full, then replacement algorithm are req. to replace the cache block with new blocks.

There are 2 replacement algo used:-

- ① FIFO (First in First Out):-  
In the FIFO, replace the cache block which is having longest time stamp.
- ② LRU (Least Recently Used)  
In LRU, replace the cache block which is having less no of references along with the longest time stamp.

- Quantitative principle to improve the performance
- Quantitative principle states that improve the performance within the cost & price limit by making the common case fast. This principle is called as Amdhal's Law.



Amdhal's law focus on performance gain after the enhancement.

$$S = \frac{1}{\frac{ET_{new}}{ET_{old}}} = \frac{ET_{old}}{ET_{new}} \quad \text{--- (1)}$$

$$ET_{new} = \underbrace{ET_{unenhanced\ portion}}_{ET_{IU}} + \underbrace{ET_{enhanced\ portion}}_{ET_{Fo}}$$

To calculate the ET-new, there is a need of two factors, i.e.

- ① fraction enhance (F)
- ② Speedup enhance (S)

- F indicates how much portion of system undergoes enhancement
- Speedup enhance indicates how many times the enhanced portion is running faster than old portion.

$$S = \frac{\text{performance of new portion}}{\text{performance of old portion}} =$$

$$= \frac{1/\text{Exec}^n \text{ time of new portion}}{1/\text{Exec}^n \text{ time of old portion}}$$

$$S = \frac{(F)ET(Old)}{(F)ET(New)} \quad \left. \begin{array}{l} \text{of frequent} \\ \text{case only.} \end{array} \right\} \begin{array}{l} \text{of} \\ \text{Floating} \\ \text{Point Unit} \\ \text{(as it is the only} \\ \text{unit that undergoes} \\ \text{enhancement.)} \end{array}$$

$$ET_{new} = ET_{unenhanced\ portion} + ET_{enhanced\ portion}$$

$$\text{of complete system} = (1-F)ET_{old} + \frac{ET_{old}(F)}{S}$$

$$S_{overall} = \frac{ET_{old}}{ET_{old}(F) + ET_{old}(1-F)}$$

$\xrightarrow{(F=1)}$  ~~unenhanced~~ (complete) old system  
 $\rightarrow$  unenhanced portion (no change in its execution time)  
 $\rightarrow$  enhanced portion (decrease of execution time in the enhanced portion.)

Let  $ET_{old} = 1$

$$S_{overall} = \frac{1}{\frac{F}{S} + (1-F)}$$

- $ET_{new} < 1$
- $S_{overall} > 1$

ETold :- of complete system

\* If syst system contains multiple frequent cases:-

$$S_{overall} = \left[ (1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right]^{-1}, \quad i:- \text{no. of frequent cases}$$

A system

Q. A system consists 2 functional units, i.e. Floating point & Integer which is used in mathematical model simulation. The FP unit is enhanced (it is running 2 times faster) but actually 10% inst<sup>n</sup> are floating point, what is the performance gain.

Ans.  $F = 0.1$        $2 = \frac{ET_{old}(F)}{ET_{new}(F)}$   
 $1 - F = 0.9$

$S = 2$

$ET_{new, \text{Overall}} = ET_{unenhanced} + ET_{enhanced}$   
 (complete system)  $= 0.9 \times ET_{old} + \frac{ET_{old}(F)}{2} = 0.9 \times ET_{old} + \frac{0.1 \times ET_{old}}{2}$

$S_{overall} = \left[ (1 - F) + \frac{F}{S} \right]^{-1} = \left[ 0.9 + \frac{0.1}{2} \right]^{-1} = 1.05$

\* When rare case undergoes enhancement, there is no considerable gain.

Q. 3 enhancements are proposed for a new architecture with following Speedups:-

$S_1 = 30$

$S_2 = 20$

$S_3 = 15$

If enhancement 1 & 2, each usable of 25% of time, how much % of the time enhancement 3 will be used when the  $S_{overall} = 10$ .

Ans.  $10 = \left[ 1 - (50 + x) + \frac{25}{30} + \frac{25}{20} + \frac{x}{15} \right]^{-1}$

$10 = \left[ 1 - (50 + x) + \frac{250 + 375 + 20x}{300} \right]^{-1}$

$10 = \left[ 1 - (50 + x) + \frac{625 + 20x}{300} \right]^{-1}$

$10 = \left[ 1 - \right.$

$$\begin{array}{r} 15 \mid 30, 20, 15 \\ \hline 2 \mid 2, 20, 1 \\ \hline \end{array}$$

$\frac{1}{0.37}$


$0 = 7x$   
 $\frac{ET_{old}}{ET_{new}} = \frac{ET_{min}}{0.7 \times (0.7 \times ET_{min})}$   
 $0.7 \times 0.7 \times ET_{min}$   
 $0.49 \times ET_{min} + 0.3 \times ET_{min}$   
 $\frac{0.79 \times ET_{min}}{10}$   
 $0.079 \times ET_{min}$

$0.8 \times 4 +$   
 $0.2 \times 10^6$   
 $63.2 +$   
 $200000$

## Chapter-5

Ans3. Cache Size = 8KB  
 Block Size = 32B  
 no. of blocks in cache =  $\frac{8 \times 2^{10}}{2^5} = 256$

no. of blocks in main mem. =  $2^{32}$   
 32      28B  
 28



24 bits + 2 bits  
 26 bits  
 $(9+2)$   
 $= 21 \times 256$   
 $= 5376 \text{ bits}$

$\frac{33}{256}$   
 $\times 26$   
 $\frac{1536}{65536}$


Ans1. S=10      Amdahl's Law  
 F=0.7

$$\text{Soverall} = \left[ (1-F) + \frac{F}{S} \right]^{-1}$$

$$= \left[ (1-0.7) + \frac{0.7}{10} \right]^{-1} = 2.7$$

System with ~~cache~~ cache runs 2.7 times faster than sys. w/o cache.

Ans2.




$$\textcircled{0} + \textcircled{0} + \textcircled{0} + \textcircled{0} + \textcircled{0} + \textcircled{0}$$

$$+ \textcircled{0}$$

$$7 \times 8$$

$$= 56$$



$$\textcircled{0} \text{ mod } 2$$

$$0 \text{ mod } 4 = 0$$

$$14 \text{ mod } 4 = 2$$


$$\textcircled{0} + \textcircled{0} + \textcircled{0} + \textcircled{0} + \textcircled{0}$$

$$= 7 \times 10 = 70$$

2-way  
 no. of sets =  $\frac{N}{P\text{-way}} = \frac{8}{2} = 4$

Ans3.

Ans6. no. of Cache lines =  $2^9$   
 block size =  $2^4$  Bytes  
 mem. size =  $2^{29}$  Bytes



$16 \times 2^9$

$0.8 \times 4ns + 0.2 \times (1msec + 4ns)$

Q. Consider 4 block cache, with following main memory block references.

4, 5, 7, 12, 4, 5, 13, 4, 5, 7

assume cache is initially empty, identify hit ratios by using

(a) FIFO

(b) LRU

(c) Direct Mapped Cache (Associative)

(d) 2-Way set Associative with LRU.

Ans.

Total = 10

(a) ~~2/5~~ 2/8

$$H = \frac{2}{10} = 0.2$$

4	13
5	4
7	5
12	7

① ②  
① ②

4	13
5	4
7	5
12	7

① + ①

(b) keep all recent entries on the top

12	4	5	13	4	5	7
7	12	4	5	13	4	5
5	7	12	4	5	13	4
4	5	7	12	12	12	13

1

1

12 is LRU  
remove  
H

1

1

13 is LRU

$$H = 0.4$$

(c)

0	4	12	4
1	5	13	5
2			
3	7		

① + ① + ①

$$H = 0.3$$

$$4 \text{ MOD } 4 = 0$$

$$5 \text{ MOD } 4 = 1$$

$$7 \text{ MOD } 4 = 3$$

$$12 \text{ MOD } 4 = 0$$

$$4 \text{ MOD } 4 = 0$$

$$13 \text{ MOD } 4 = 1$$

$$4 \text{ MOD } 4 = 0$$

$$5 \text{ MOD } 4 = 1$$

$$7 \text{ MOD } 4 = 3$$

(d)

4	12
5	7

$$4 \text{ MOD } 2 = 0$$

$$4 \text{ MOD } 2 = 0$$

$$5 \text{ MOD } 2 = 1$$

$$7 \text{ MOD } 2 = 1$$

$$12 \text{ MOD } 2 = 0$$

$$13 \text{ MOD } 2 = 1$$

① + ① + ① + ①

$$H = 0.4$$

4
5
4

4	13
5	4
7	5

5	13
4	4
12	7

4	13
5	4
7	5

U



Ans1.

$$80 \times \frac{4}{10} = 32 \text{ ns}$$

$$T_{avg}(\text{old}) = 80 \text{ ns}$$

$$T_{avg}(\text{new}) = 112 \text{ ns}$$

$$S = \frac{T_{MM}}{T_{CM}} = 9$$

$$T_{MM} = 9 \times T_{CM}$$

$$112 = H_1 \times T_{MM} + (1 - H_1) \times 1 \times 9 \times T_{CM}$$

$$80 = 0.7x + 0.3 \times 1 \times 9 \times x$$

$$80 = 0.7x + 2.7x$$

$$80 = 3.4x$$

$$x = 21.62 \text{ ns}$$

$$112 = H_1 \times 21.62 + (1 - H_1) \times 1 \times 9 \times 21.62$$

$$112 = 21.62x + (1 - x) \times 194.58$$


$$82.58 = 21.62x - 194.58 + 194.58x$$

$$x = \frac{82.58}{172.94}$$

$$\frac{194.58}{172.94} = 1.125$$

$$\begin{array}{r} 15 \\ 21.62 \\ \times 9 \\ \hline 194.58 \\ 21.62 \\ \hline 216.20 \\ 194.58 \\ \hline 172.94 \end{array}$$


Ans 8.



$$\textcircled{1} + \textcircled{1} + \textcircled{1}$$

$$\frac{2^5 \times 2^{10}}{2^5} = 2^{10}$$

Ans 10.




Ans 11.

Block size = 64 byte

One time accessing it generates 48 bytes, 1 time

Ans 12.



$$\text{no. of Set lines} = \frac{32 \times 2^{10}}{32 \times 2} = 2^9$$

Ans 11.

1 time accessing it generates = 48 bytes  
 1 time accessing time =  $\frac{48}{2} \text{ ns} + 80 \text{ ns}$   
 $= 92 \text{ ns}$


Because of 64 byte cache line, there is a need of 2nd time accessing.

To transfer 64 B from MM to cache Mem, it takes  $2 \times 92 = 184 \text{ ns}$ .

Date  
06-05-12

32KB, 1920  
32 B  
Block size = 32 B  
no. of  
32 = 1920 / 32 = 60

## Updating Techniques



```
I1: MOV r0, #23 : r0 = 23
I2: MOV r1, [0000] : r1 = 23
I3: Add r0, r1 : r0 ← r0+r1, r0 = 46
I4: MOV [0000], r0 : CM[0000] = 46
```

I2: is a hit op<sup>n</sup>, so the content will be available from cache. Mem.  
I4: is a write hit op<sup>n</sup>, so the data is transferred or written to cache.

Cache Memory - [0000] = 46  
Memory (Main) [0000] = 23

When the same address contains diff. values at diff. places (i.e. Main mem. & Cache mem.) then it is called 'coherence'.

1. The same address contains two diff. values at 2 diff. places is called "coherence".
2. The coherence causes the loss of data.

```
I5: MOV r0, [1000] : Cache mem. block 0 [0B] is replaced by block 4.  
I6: -  
I7: -  
I8: MOV r1, [0000] : r1 = 23 (old value)
```

updated block → updated data is lost

During the execution of I5, the block 4 is transferred from the main mem. to cache mem. line 0. The cache mem. line 0 contains the updated block.

Due to the conflict miss, the updated block is replaced with new block, updated data is lost. After sometime, if CPU wanted to access the updated data which is nowhere present.

During exec<sup>n</sup> of I8, CPU want to read the updated value present in the block 0, because of replacement, the updated data is lost, the old data is reflected.

To avoid the above problem, there is a need of updating techniques. There are 2 updating techniques used, named as :-

1. Write through
2. Write back

Write through: ① The CPU performs read & write op<sup>n</sup> only on the cache. When the CPU performs read op<sup>n</sup>, check the availability of the block in the Cache. If it is available op<sup>n</sup> is read hit, then CPU reads the data from the cache.

② If block is not available in Cache, op<sup>n</sup> is read miss, there is a need of read allocate, i.e. transfer the respec. block from main mem. to Cache mem. for the read op<sup>n</sup>.


Write Op<sup>n</sup>: When CPU performs write op<sup>n</sup>, it checks the availability of block in Cache mem.

- ② If the block is available, op<sup>n</sup> is write hit, so the CPU performs the simultaneous write op<sup>n</sup> in the Cache mem & main mem.
- ③ If block is not available, op<sup>n</sup> is write miss, ∴ there is a need of write allocate, i.e. transfer the respec block from main mem. to Cache Mem. for the write op<sup>n</sup>. Later, the CPU performs simultaneous updation in Cache & Main memory.

### Inclusion Property :-

Inclusion means the low level memory data is always subset of the high level memory data, i.e. low level mem. must be a write through memory.

Inclusion Property is not applicable for write back.



$$T_w = \text{Max} \left( \begin{array}{l} \text{word updation} \\ \text{time in the} \\ \text{cache mem.} \end{array}, \begin{array}{l} \text{word updation} \\ \text{time in} \\ \text{Main Mem.} \end{array} \right)$$

The avg. access time of read :-

$$T_{\text{avg(Read)}} = H_r T_c + (1 - H_r) [T_m + T_c]$$

read hit
read data
read allocate
read data (from cache)

$$T_{\text{avg(write)}} = H_w T_w + (1 - H_w) (T_m + T_w)$$

write hit
because of simultaneous write op<sup>n</sup>.
write miss
write allocate

e.g.  
 $T_{\text{access of } L_1} = 10\text{ns}$   
 $T_{\text{access of } L_2} = 20\text{ns}$   
 $T_w = 20\text{ns}$

Simultaneous write op<sup>n</sup>  
 [max. time for write op<sup>n</sup> in each mem.]

The avg. access time of write through mem. when considering both read & write op<sup>n</sup> is :-

$$T_{\text{avg(wr)}} = F_r T_{\text{avg(read)}} + F_w T_{\text{avg(write)}}$$

T<sub>avg(write through)</sub>
freq. of read op<sup>n</sup>
freq. of write op<sup>n</sup>

The efficiency of the write through is :-

$$\frac{1}{T_{\text{avg(wr)}}} \text{ words/sec}$$



Note: ① In the write through mechanism, there is no coherence at all.

② Write through mechanism is also applicable in independent mem. organisation.

$$\boxed{H_w = 1 \text{ (for independent)}}$$

★ If  $H_w$  is not given, then  $H_w = 1$ , then it is independent. If  $H_w$  is given, then  $H_w = \text{given value}$ , it is hierarchical.


If write through mechanism consists, hit ration for write op<sup>n</sup> is 1, then it is independent mem.

## Write Back Technique:-

In this technique, the CPU performs the write op<sup>n</sup> only on Cache, which implies coherence is still present, but this coherence is not creating loss of data problem because before replacing any cache line, the updated data is write back to the main mem. ∴ the updated data is safe.

Write Back Cache maintains one extra bit at each cache line called Update bit, if it is "1" (Dirty bit) it means that the block is updated, otherwise (clean bit) - the block is not updated.

Before replacing the cache lines with new blocks, read the % of dirty bits, take those updations into main mem, later replace the block.



When the CPU performs the read op<sup>n</sup>, it checks the availability of blocks in the Cache, if it is available, op<sup>n</sup> is read hit, then CPU directly read the data, otherwise op<sup>n</sup> is read miss, ∴ there is a need of read allocate, which implies transfers the block from main mem. to cache mem. for read op<sup>n</sup>. So there is a possibility of replacement, ∴ before read allocate, take the updations back

the main memory. After read allocation, CPU directly read the data from the cache.

The avg access time of read cycle is:-

$$T_{avg}(read) = H_r T_c + (1 - H_r) \left[ \% \text{ of dirty bits } (T_m + T_w + T_c) + \dots \right]$$

Annotations for the equation above:

- $H_r$ : read hit
- $T_c$ : read data from cache
- $(1 - H_r)$ : read miss
- $\%$  of dirty bits: no. of updations to be made in main mem.
- $T_m + T_w + T_c$ : write back time (Time taken to update blocks in main mem from cache)
- $T_m$ : read allocate
- $T_w$ : read data
- $T_c$ : read data from cache
- Additional note: (Time taken to put the req. block from main mem. to cache)

...  $\%$  of clean bits  $(T_m + T_c)$

- no updations
- read allocate
- read data from cache

When the CPU performs the write op<sup>n</sup> check the availability of block in cache, if it is available, if it is available op<sup>n</sup> is write hit, then CPU performs the write op<sup>n</sup> only on Cache (still coherency is present).

Otherwise, op<sup>n</sup> is write miss, ∴ there is a need of write op<sup>n</sup>. Due to write allocate, there is a possibility of replacement, so before write allocate take the updations back into the main mem. The avg. access time of write cycle is:-

$$T_{avg}(write) = H_w T_c + (1 - H_w) \left[ \% \text{ of dirty bits } (T_m + T_w + T_c) + \dots \right]$$

Annotations for the equation above:

- $H_w$ : write hit
- $T_c$ : write data
- $(1 - H_w)$ : write miss
- $\%$  of dirty bits: updations
- $T_m + T_w + T_c$ : write allocate
- $T_m$ : write data
- $T_w$ : write back
- $T_c$ : write allocate

...  $\%$  of clean bits  $(T_m + T_c)$

- no updation
- write allocate
- write data
- write back
- write allocate


The avg access time of write back cache when considering both read & write op<sup>n</sup> is:-

$$T_{avg}(wb) = F_r T_{avg}(read) + F_w T_{avg}(write)$$

$$\text{efficiency} = \frac{1}{T_{avg}(wb)}$$

## Multilevel Caches

To reduce the miss penalty, multilevel caches are used in the system design.



There are 2 types of miss rates possible in the multilevel caches :-

- ① Local Missrate = no. of misses in the cache / no. of accesses to that cache
- ② Global Missrate = no. of misses in the cache / total no. of CPU generated references.

Avg. access time of memory is :-

$T_{avg} = HitTime_{L1} + MissRate_{L1} * MissPenalty_{L1}$

$MissPenalty_{L1} = HitTime_{L2} + MissRate_{L2} * MissPenalty_{L2}$

$MissPenalty_{L2} = MainMem. AccessTime$

The no. of mem. stalls / inst<sup>n</sup> = Misses in L<sub>1</sub> / inst<sup>n</sup> \* Hit time<sub>L2</sub> + Misses in L<sub>2</sub> / inst<sup>n</sup> \* Miss Penalty<sub>L2</sub>


### Chapter-5

⑦  $\frac{2500}{64} = 39$

No. of blocks req. to store the array =  $\frac{2500}{64} = 39$  blocks

Physical Addr: 16 bit

Starting addr of an array = 1100H



0	B28
1	B29
2	B30
3	B31
4	B0
5	B1
6	B2
7	B3
8	B4
9	B5
10	B6
11	B7
12	B8
13	B9
...	...
31	B31

00000 00100 000000  
 tag L0 W0

B32	B0	B32	
B33	B1	B33	56 miss
B34	B2	B34	
B35	B3	B35	
B36	B4	B36	
B37	B5	B37	
B38	B6	B38	
B39	B7	B39	
40 miss	8 miss	8 miss	

# Cosmos(Sajal)


Ans 20.

$CM \text{ size} = 64 \text{ KB}$   
 $Block \text{ size} = 16 \text{ B}$   
 $no. \text{ of blocks} = \frac{64 \times 2^{10}}{2^4} = 2^{12}$

$Main \text{ mem. size} = 2^{32} \times 4 \text{ KB} = 2^{32} \times 2^{12} \text{ B} = 2^{44} \text{ B}$

$page \text{ size} = 4 \text{ KB}$

← 32 →



$17 \text{ bit}$   
 $\log_2(\text{no. of sets}) = \log_2 16 = 4 \text{ bit}$   
 $= 11 \text{ bit}$

$No. \text{ of blocks} = 2^{12}$

$No. \text{ of sets} = \frac{2^{12}}{2} = 2^{11}$



$17 \times 2^{11} \text{ bit}$   
 $2^{10} \times 17 \times 4 = 68 \text{ KB}$

$8 \text{ bytes} \times 2^{20} = 2^{23} \text{ bytes}$   
 $0 \text{xff} 000$

one array element size = 8 B  
 one block size = 16 B  
 one block holds 2 array elements  
 one row req. 512 blocks

Ans 14.

$CM \text{ size} = 32 \times 2^{10} \text{ B}$   
 $Block \text{ size} = 128 \text{ B}$   
 $no. \text{ of blocks} = \frac{2^{15}}{2^7} = 2^8$



1 row → 512 elements

32 blocks

32 miss op<sup>n</sup>

$512 \text{ rows} \rightarrow 32 \times 512 = 2^5 \times 2^7 = 2^{12}$

no. of blocks to store

$512 \times 512 = \frac{512 \times 512 \times 8^3}{128 \times 64} = \frac{2^{21}}{2^7} = 2^{14}$


each block contains →  $\frac{128}{8} = 16$  elements

$\frac{512}{16} = 2^9 = 2^5 \times 2^4 = 32$   
 $\frac{512 \times 512}{16} = \frac{2^{18}}{2^4} = 2^{14}$  blocks

$No. \text{ of misses} = 16384$

0	$a[0][0] \rightarrow a[0][15]$	1 miss 15 hits
1	$a[0][16] \rightarrow a[0][31]$	
2		
31	$a[0][$	
256		

$32 \times 32 = 1024$   
 $1024 \times 16 = 16384$



$$a[256][0] \rightarrow a[256][15]$$

$$a[511][0]$$

512 miss  $\rightarrow$  To access 1 column

To access 512 columns  $\rightarrow 512 * 512$  miss

$$\frac{2^{14}}{2^{18}} = \frac{1}{16}$$

Ans 24.  $L_1$  :- local =  $\frac{40}{1000} = 0.04$

Global =  $\frac{40}{1000} = 0.04$


$L_2$  :- total =

25.  $T_{avg} = 1 + 0.04 * (10 + 0.5 * 100)$   
 $= 1 + 0.04 * (10 + 50)$   
 $= 1 + 60 * 0.04$   
 $= 1 + 60 * 0.4 = 3.4$

26. Stall = Misses in  $L_1$  / instrn. \* Hit time of  $L_2$  + Misses in  $L_2$  / instrn. \* Miss penalty of  $L_2$

1 instrn req.  $\rightarrow 1.5$  mem def.

1000 mem. ref  $\rightarrow \frac{1}{1.5} * 1000 = 667$  instrn



Stall =  $40/667 * 10 + 20/667 * 100$   
 $= 3.59$  cycles  $\approx 3.6$  cycles.



27. 64 Bytes  
 $2^6$  Bytes

$2^{30}$  Bytes  $\rightarrow 1\beta$

1 byte  $\rightarrow \frac{1}{2^{30}} \beta$

64 bytes  $\rightarrow \frac{2^6}{2^{30}} \beta = \frac{1}{2^{23}} \beta$

total time =  $(64 + 32) ns = 96 ns$





# Cosmos(Sajal)

Ans 28. ~~12x4W~~  
 $4 \times 20 = 80 \text{ns}$

2 L<sub>1</sub> - Miss  
 20 L<sub>2</sub> - Hit (4W)  
 2 L<sub>1</sub> - Hit  
 20 L<sub>2</sub> - Miss (Hit (4W))  
 2 L<sub>1</sub> - Hit  
 20 L<sub>2</sub> - Hit (4W)  
 2 L<sub>1</sub> - Hit  
 20 L<sub>2</sub> - Hit (4W)  
 2 L<sub>1</sub> - Hit  
 20 L<sub>2</sub> - Hit (4W)  
~~2 L<sub>1</sub> - Hit~~  
~~20 L<sub>2</sub> - Hit (4W)~~  
88ns


L<sub>1</sub> - Miss  
 L<sub>2</sub> - Miss  
 MM - Hit (4W)  
 L<sub>2</sub> - Hit  
 L<sub>1</sub> - Hit (but miss as complete 16 words are not transferred)  
 L<sub>2</sub> - Miss  
 MM - Hit (4W)  
 L<sub>2</sub> - Hit  
 L<sub>1</sub> - Hit (but miss also)  
 L<sub>2</sub> - Miss  
 MM - Hit (4W)  
 L<sub>2</sub> - Hit  
 L<sub>1</sub> - Hit (but miss also)  
 L<sub>2</sub> - Miss  
 MM - Hit (4W)  
 L<sub>2</sub> - Hit  
~~2 L<sub>1</sub> - Hit~~  
~~20 L<sub>2</sub> - Hit (4W)~~  
800  
+ 80  
+ 8

Ans 30. set lines =  $\frac{16}{4} = 4$  set lines

0	048	132	216
1	1	133	73
2			
3	255	3	159 63

$\frac{255}{4} = 34$  no. of blocks

Ans 31.  ~~$2^8 \times 2^{10}$~~  =  ~~$2^8 \times 2^{10}$~~   
 $x = 8$



Ans 32.

0	04	16
1	5	9
2		
3	535	7

①+①+①+①

33.

0	808	12
1		


Ans 37.  $T_{avg} = 0.9 \times 50 + 0.1 \times [500 + 50]$   
 $= 45 + 0.1 \times 550$   
 $= 45 + 55$   
 $= 100 \text{ ns}$

Ans 36. Lock up free cache :- used to hold outstanding miss information, it is also called as miss information status handling register.

Ans 38. Main mem. size =  $2^{20}$   
 line size = 256 B  
 tag  $\rightarrow$  no. of lines =  $2^8$

6bit	6bit	8bit
------	------	------

$\xrightarrow{20 \text{ bit}}$



no. of blocks in main mem. =  $\frac{2^{20}}{2^8} = 2^{12}$

Ans 39.  $K \text{ MOD } S = i$

$\downarrow$   $\downarrow$   
 $\vee$   $\vee$   
 $n$  :- no. of sets  
 $K$  :- ~~set~~ lines in 1 set

Ans 43.  $T_{avg}(\text{write through})$

$T_{avg}(\text{read}) = 0.8 \times 20 + 0.2 \times (200 + 20)$   
 $= 16 + 0.2 \times (240)$   
 $= 16 + 48 = 64 \text{ ns}$

$T_{avg}(\text{write}) = 0.9 \times 200 + 0.1 \times (200 + 10)$   
 $= 180 + 21$   
 $= 201 \text{ ns}$

~~$T_{avg}(\text{write}) = 64 \times 0.7 + 120 \times 0.3$~~

$T_{avg}(\text{write}) = 64 \times 0.7 + 120 \times 0.3$   
 $= 44.8 + 36$   
 $= 80.8 \text{ ns}$


$\therefore \text{Efficiency} = \frac{10^9}{80.8}$

Ans 44.

## Input-Output Organization

- ① I/O devices are very slow devices, ∴ they are not directly connected with the CPU.
- ② High speed interface logic is used b/w the CPU & I/O devices.
- ③ High speed interface logic is req. because I/O devices are electromagnetic devices & CPU is electronic device, ∴
  - ①. there is a diff. in operating modes.
  - ② there is a diff. in word format.
  - ③ there is a diff. in data transfer rate.

To avoid all the above problems, high speed interface logic is used. All the I/O devices are connected to the CPU through the high-speed interface.



High speed interface consists control logic & buffer.

- ① High Speed interface control logic receives the CPU generated request & interpret it. Based on the address & control signal, the high speed interface enables the corresponding device for op<sup>n</sup>, after preparing the data, the device transfers it to the buffer.
- ② When the data is present in buffer, the high speed interface generates the request to the CPU & waits for the acknowledgement.
- ③ After receiving ACK from CPU, the high speed interface transfers the data with high rate, ∴ speed gap is minimized.


### Types Of Interfaces :

Non-programmable  
(configuration is pre-defined during the design time)  
3 buffer, latch

Programmable  
(configuration is defined in the command word register (CWR))

like that in 8255

10/10/11




## I/O Transfer Modes :-

There are 3 I/O transfer modes used to transfer the data from I/O devices to CPU/memory :-

- ① Programmed IO
- ② Interrupt Driven IO
- ③ DMA

### Programmed IO :-

- ① In this mode, no high speed interface logic is used, which implies I/O devices are directly connected with CPU, ∴ processor utilization is inefficient.
- ② Processor undergoes waiting until completion of IO operation. This waiting time depends upon the speed of IO device.




In the above diagram 10 KB/s is connected to the CPU in the programmed IO mode, if data transfer is byte level, the CPU requires

$$10 \text{ KB} \rightarrow 1 \mu\text{s}$$

$$1 \text{ B} \rightarrow \frac{1}{10^4} = 10^{-4} \mu\text{s} \text{ (or } 100 \text{ ns)}$$


### Interrupt Driven IO :-

- ① In this mode high speed interface logic is used b/w the CPU & basic IO devices, ∴ processor utilization is good.
- ② This implies that CPU is not directly communicating with IO, it only communicates with high speed interface, ∴ executing time depends on the latency of the high speed interface.





20KB  
 $4\mu\text{sec} \times 18 + 4\mu\text{sec} =$

When the CPU want to read/write 1 byte data from the 10KB/s device which is connected to the CPU in the interrupt mode, it requires 4μsec.



## DMA(Direct Memory Access):-

- ① In this mode the bulk amount of data is transferred from the I/O device to main memory through the DMA w/o involvement of the CPU
- ② DMA is a module, all the secondary storage devices are connected through the DMA.
- ③ When the user program capacity is greater than the main memory capacity, use the virtual memory concept to increase the address space.
- ④ This implies that store the user program into the secondary storage device.
- ⑤ During execution of user program



- ① During the execution of user program part 0, the CPU initializes the DMA along with IO address, Mem. address, control signals & count values. Later, the CPU is busy with user program.
- ② Simultaneously, DMA control logic interprets the req. & enables the corresponding IO device for the op<sup>n</sup>. After preparing the data, the IO device transfers it to the buffer present in the DMA.
- ③ DMA enables the HOLD signal to gain the control of the bus & waits for the acknowledgement.
- ④ After receiving the ACK, it transfers the data to the main memory until the count becomes 0.
- ⑤ After the op<sup>n</sup>, the DMA reestablish the bus connection to the CPU.

→ During DMA op<sup>n</sup>, CPU may be in 2 states, i.e. busy state & blocked/hold state.

→ Until preparation of data, the CPU is busy & until transfer of data, CPU is blocked.

→ The preparation time depends on the speed of device (disk) & transfer time depends on the latency of the memory.

→ Suppose, prep<sup>n</sup> time denoted by  $x$   
& transfer " " " "  $y$

then % of time CPU is busy =  $\left(\frac{x}{x+y}\right) \times 100$

% of time CPU is blocked =  $\left(\frac{y}{x+y}\right) \times 100$

→ DMA is operating under 3 modes:-

- ① Burst Mode
- ② Cycle stealing Mode
- ③ Block Level Mode

In the burst mode, after receiving HLDA signal, DMA transfers the bulk amount of data to the main memory.

In cycle stealing mode, the DMA forcefully suspends the CPU & take the control of the bus & transfers very imp. data to the main memory.

Block level mode is intermediate b/w burst & cycle stealing. In this mode data is transferred block wise