

23

DAY 144-222 WEEK 23

FRIDAY

MAY 2008

IMPORTANT

Digital Electronics

→ Study of systems known as digital systems.

A system that works with the digits (0 & 1) is called digital system.

→ It was found to be advantageous to use only 2 digits (0 & 1) rather than 10 digits in the system. This was called binary digital system.

How understood by us? But works prob.

Binary digital system

(lang. in 0 & 1) from one understandable lang. to system of understandable lang. i.e. 0 & 1

This is the pre requisite to convert a prob. from one understandable lang. to system of understandable lang. i.e. 0 & 1

→ Truth table is the most basic form understandable by B.O.S.

→ Digital system is basically a h/w which is constructed with help of 7 logic gates.

x	y	z	f
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Input

0 → 1
1 → 0

complemented by use of NOT gates.

APRIL 2008						
Su	Mo	Tu	We	Th	Fr	Sa
	1	2	3	4	5	
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

08 MAY

WEEK 23 DAY 145-223

SATURDAY

24

→ Now, this B.O.S. can be constructed by implementing logic gates for each of the i/p combinations. But that design won't be cost-effective & easy. ∴ what we do is:

① Either implement those i/p combination which gives the i/p 1, the rest i/p combination will produce 0 in o/p & vice-versa.

→ Now, we implement the system using such i/p combinations that are B.O.S. produces o/p of 1. Then it is called min terms, sum of products, sum of min terms.

→ when we implement the system using i/p combination that produces o/p 0, then it is called max terms, product of sum, product of max terms.

Representation of minterms:

$$f = (\bar{x}\bar{y}\bar{z}) + (\bar{x}\bar{y}z) + (\bar{x}yz) + (xyz)$$

min terms

→ obtained by ANDing all the variables of the i/p in such a way,

- bit 0 is represented by complemented variable.
- bit 1 is represented by uncomplemented variable.

→ Also represented as m_j , where j is the decimal equivalent of the binary i/p.

MAY 2008						
Su	Mo	Tu	We	Th	Fr	Sa
			1	2	3	
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31

28

DAY 49-217 WEEK 22

WEDNESDAY

MAY 2008

IMPORTANT

eg.

x	y	f
0	0	1
0	1	0
1	0	1
1	1	0

$$f = \sum (0, 2)$$

$$= x (1, 3)$$

Q Express the given f in canonical sum of minterms form.

$$f(x, y, z) = x + y\bar{z}$$

$$= x \cdot 1 \cdot 1 + 1 \cdot y \cdot \bar{z}$$

$$= x(y + \bar{y})(z + \bar{z}) + (x + \bar{x})y\bar{z}$$

$$= x(yz + y\bar{z} + \bar{y}z + \bar{y}\bar{z}) + xy\bar{z} + \bar{x}y\bar{z}$$

$$= xy\bar{z} + x\bar{y}\bar{z} + y\bar{z} + \bar{x}y\bar{z}$$

$$= m_7 + m_6 + m_5 + m_4$$

$$= \sum (2, 4, 5, 6, 7)$$

Q Express the given f in canonical prod of maxterm form.

$$f(x, y, z) = (\bar{x} + \bar{z}) \cdot (\bar{y} + z)$$

$$= (\bar{x} + 0 + \bar{z}) \cdot (0 + \bar{y} + z)$$

$$= (\bar{x} + \bar{y} + \bar{z}) \cdot (\bar{x} + \bar{y} + z)$$

$$= (\bar{x} + y + \bar{z})(\bar{x} + \bar{y} + z)(x + \bar{y} + z)$$

APRIL 2008

30	31	1	2	3	4	5
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

2008 MAY

IMPORTANT

WEEK 22 DAY 150-216

THURSDAY

29

Distributive law:
ordinary algebra

$$x \cdot (y + z) = xy + xz$$

$$x \cdot (x + y\bar{z}) = (x + y)(x + z)$$

Koolen's law
valid

$$= M_5 \cdot M_7 \cdot M_2 \cdot M_6$$

$$= \bar{x} (2, 5, 6, 7)$$

Q Minterm expansion of $f(P, Q, R) = PQ + QR + PR$

$$a) m_2 + m_4 + m_5 + m_7$$

$$b) m_0 + m_1 + m_3 + m_6$$

$$c) m_0 + m_1 + m_6 + m_7$$

$$d) m_2 + m_3 + m_4 + m_5$$

$$= PQ(R + \bar{R}) + (P + \bar{P})QR + P(Q + \bar{Q})\bar{R}$$

$$= PQR + P\bar{Q}R + PQR + P\bar{Q}\bar{R} + PQR + P\bar{Q}\bar{R}$$

$$= m_7 + m_6 + m_5 + m_4 + m_3 + m_2$$

$$= \sum (2, 3, 4, 5, 6, 7)$$

Total Possible f

x	y	f_0	f_1	f_2	f_3	f_4	f_5	f_6	f_7
0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0
1	0	0	0	1	1	0	0	0	0
1	1	0	1	0	1	0	0	0	0

MAY 2008

1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

30

DAY 150-215 WEEK 22

FRIDAY

MAY 2008

IMPORTANT

Total no. of possible f = 2^{2^n}

$2^n \rightarrow$ possible i/p combinations
 $n \rightarrow$ no. of i/p variables.

With n variables, total no. of 2^{2^n} different boolean f can be formulated.

No. of variables	Total possible f
2	16
3	256
4	$15,336 = (4 \times 1024) = 4K$

16 boolean f with 2 i/p variables

All the boolean f made by using 2 i/p variables are standard boolean f . Each of them have a unique name.

$f_0 = 0$	null
$f_1 = x \cdot y$	AND
$f_2 = x \cdot \bar{y}$	Inhibition
$f_3 = x$	Transfer
$f_4 = \bar{x} \cdot y$	Inhibition
$f_5 = y$	Transfer
$f_6 = x \cdot y + \bar{x} \cdot \bar{y}$	EX-OR
$f_7 = x + y$	OR
$f_8 = \bar{x} \cdot \bar{y}$	NOR
$f_9 = \bar{x} \cdot y + x \cdot \bar{y}$	X-NOR
$f_{10} = \bar{y}$	Complement
$f_{11} = x + \bar{y}$	Implication
$f_{12} = \bar{x}$	Complement

APRIL 2008

31	M	Tu	We	Th	Fr	Sa
1	2	3	4	5		
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30			

2008 MAY

IMPORTANT

WEEK 22 DAY 152-214

SATURDAY

31

$$f_3 = \bar{x} + y$$

$$f_4 = \bar{x} \cdot y$$

$$f_5 = 1$$

Implication
 NAND
 Identity

Logic Gates

0	NOT	Basic gates
1	AND	
2	OR	
3	NAND	universal gates (Don't care associative law)
4	NOR	
5	EX-OR	Exclusive gates
6	EX-NOR	

AND gate

x	y	f
0	0	0
0	1	0
1	0	0
1	1	1

$$f = x \cdot y \quad (\text{miniterm approach})$$

$$= (x+y)(x+\bar{y})(\bar{x}+y)$$

\rightarrow obeys the commutative law
 $x \cdot y = y \cdot x$

\rightarrow obeys the associative law
 $x \cdot (y \cdot z) = (x \cdot y) \cdot z$

MAY 2008

31	M	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

02


DAY 154-212 WEEK 23

MONDAY


JUNE 2008

IMPORTANT


Physical significance of these terms:

①  The connectⁿ with these terminals can be made in any order if the logic gate follows the commutative law.

② If 3 i/p AND gate is not available, then we will have to use 2 AND gates.




Control Inputs



Disable i/p

(allows the user i/p to show its effect)

0, 1, A



(acts as buffer).

enable i/p

(allows the user i/p to show its effect).

A buffer is a circuit which gives the same op as that of i/p.


→ disable i/p is not always 0 or enable.

→ enable i/p may make the circuit to act as an inverter.

2008 JUNE

IMPORTANT

Unused i/p



If we want to leave one of the i/p as unused i/p then we should apply the enable i/p of that unused i/p.

→ If the logic gate (AND) is implemented using TTL (transistor transistor logic) then this is unused i/p can be left & unconnected (i.e. open). Then this is the property of TTL logic family that an open i/p acts as logic 1.

→ For AND gate, logic 1 acts as an enabled i/p.

→ In order to use only 2 i/p of a 3 i/p AND gate, the unused i/p can be connected in one of the following ways:

→ Logic 1 i/p pull up method (Best method).


→ or of the used i/p.

→ In case of TTL logic, it can be left open/floating.

Note: In case of TTL logic, open/floating i/p acts as logic 1.

→ If the potential/voltage of a open i/p is raised using high voltage supply, then it is called pull up method.

If the fig shows the internal schematic of a TTL-AND OR Invert (AOI) gate for the i/p shown, the output F is.



a) 0

b) 1

c) AB

d) A B

03


TUESDAY

WEEK 23 DAY 155-213


JUNE 2008

Mo	Tu	We	Th	Fr	Sa	Su
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

Q1 (A+B) → And → OR → NOT.




Q2 AND gate using Diodes



Diode will be off when
 (b) no voltage is applied
 = " " to both ends (as potential diff.)
 High on -ve side, low volt on +ve side

OR gate



MAY 2008


Sa	Mo	Tu	We	Th	Fr	Sa
	1	2	3			
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31

$$f = x + y \quad (\text{maxterm})$$


$$= \bar{x}y + x\bar{y} + xy$$

→ obeys commutative law
 $x + y = y + x$

→ obeys associative law
 $x + (y + z) = (x + y) + z$



Unused inputs



→ unused i/p can be connected to any of the used i/p.

→ In order to use only 2 i/p of 3 i/p OR gate, the unused i/p can be connected in one of the following ways:

- Logic 0 / Pull down method (Best method)
- One of the used i/p.

JUNE 2008

Sa	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

06


Fri 15h 20h WEEK 23

FRIDAY


JUNE 2008

IMPORTANT

OR gate using diode



NAND gate



→ obeys commutative law
 $\Rightarrow \overline{xy} = \overline{yx}$

→ does not obey associative law
 $\Rightarrow \overline{x(yz)} \neq (\overline{xy})z$

NOTE: Universal gates do not obey associative law.

MAY 2008						
Su	Mo	Tu	We	Th	Fr	Sa
					1	2
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30
31						

2008 JUNE


IMPORTANT

WEEK 23 Fri 15h 20h

SATURDAY


07

0, 1, A



Disable i/p

0, 1, A




Enable i/p

Unused i/p of NAND gate is connected in the same way as the unused i/p of AND gate.

→ As NAND gate don't obey associative law, we have to use the 3-i/p NAND gate only. (no use of 3-i/p NAND gate for making 3-i/p NAND gate).

XOR gate



$f = \overline{x \cdot y}$ (minimise approach)
 $= \overline{xy}$ (Inverse demorgan)

obeys → ① commutative law
 $\overline{x+y} = \overline{y+x}$

② does not obey associative law
 $\overline{x+(y+z)} \neq (\overline{x+y})+z$

JUNE 2008						
Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

09


DAY 10205 WEEK 24

MONDAY

JUNE 2008

IMPORTANT

Control i/p



Disable i/p

0, 1, A

0, 1, A

(acts as inverter)

enable i/p

Unused i/p of NOR gate is connected in the same way as the unused i/p of OR gate.

Which of the foll. is not equivalent to \bar{x} ?

- $x \text{ NAND } x$
- $x \text{ NOR } x$
- $x \text{ NAND } 1$
- $x \text{ NOR } 1$


$$\bar{x} \cdot x = \bar{x}$$

$$\bar{x} + x = \bar{x}$$

$$\bar{x} + 1 = \bar{x}$$

$$\bar{x} + 1 = \bar{1} = 0$$

EX-OR



$$f = x + y \text{ OR } x \cdot y$$

but not both

x	y	f
0	0	0
0	1	1
1	0	1
1	1	0

One of the cond. of OR gate is excluded & then remaining logic gate is called EX-OR.

May	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30
31	

2008 JUNE

IMPORTANT

WEEK 24 DAY 10204

TUESDAY

10

$$f = \bar{x}y + x\bar{y} = (x+y)(\bar{x}+\bar{y})$$

(min terms) (max terms)

$$\rightarrow f = 1 \text{ when } x \neq y$$

$$= 0 \text{ when } x = y$$

EX-OR f is an odd f .


obeys commutative law

$$x \oplus y = y \oplus x$$

obeys associative law

$$x \oplus (y \oplus z) = (x \oplus y) \oplus z$$

Control Inputs



(buffer)

0, 1, A

0, 1, A

(inverter)

Both are enable inputs

$$A \oplus A = 0$$

$$A \oplus \bar{A} = 1$$

$$A \oplus 0 = A$$

$$A \oplus 1 = \bar{A}$$

$$\text{If } A \oplus B = C$$

$$\text{then } A \oplus C = B$$

JUNE	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30




$$A \oplus A \oplus A = A$$

$$A \oplus A \oplus A \oplus A \oplus A = 0$$

$$\Rightarrow A \oplus A \oplus A = A \quad \text{when } n \text{ is odd}$$

$$= 0 \quad \text{when } n \text{ is even}$$

If the i/p to the digital ckt consisting of a cascade of 20 XOR gates is X, then i/p Y is equal to



X is interchanged by 1, for Y.

as even no. of inverters = X


NAND \sim XOR (as enabled i/p is 1 & acts as inverter).

Even NAND gates = X

MAY		JUNE	
26	27	28	29
29	30	31	1
1	2	3	4
5	6	7	8
9	10	11	12
13	14	15	16
17	18	19	20
21	22	23	24
25	26	27	28
29	30	31	1

AND acts as buffer for logic 1
 \therefore any no. of gates has i/p = X

EX-NOR



x	y	f
0	0	1
0	1	0
1	0	0
1	1	1

$$f = \bar{x}\bar{y} + xy \quad (\text{min term})$$

$$f = (\bar{x} + y)(x + \bar{y}) \quad (\text{max term})$$

$$\rightarrow f = 1 \quad \text{when } x=y$$

$$= 0 \quad \text{when } x \neq y$$

because of this reason, also known as


→ Equivalence logic

→ Identity logic

→ used in equality detector circuits.

→ obeys commutative & associative

Control inputs




(Inverter)

$$\rightarrow A \oplus A = 1$$

$$A \oplus \bar{A} = 0$$

$$A \oplus 0 = A$$

$$A \oplus 1 = \bar{A}$$



(Buffer)

JUNE		2008	
1	2	3	4
5	6	7	8
9	10	11	12
13	14	15	16
17	18	19	20
21	22	23	24
25	26	27	28
29	30	31	1

$$\rightarrow A \oplus B = \overline{A \odot B}$$

$$= \overline{A \odot B}$$

$$= A \odot B$$

$$\rightarrow A \odot B = \overline{A \oplus B}$$

$$= \overline{A \oplus B}$$

$$= A \odot B$$

$$\rightarrow A \odot A \odot A = A$$

$$\rightarrow A \odot A \odot A \odot A = 1$$

$$\therefore A \odot A \odot A \dots \text{--- } n \text{ times}$$

$$= A \quad \text{when } n \text{ is odd}$$

$$= 1 \quad \text{when } n \text{ is even}$$

But $A \odot B \odot C \neq A \oplus B \odot C$
b/c XNOR is not even f.

$$A \odot B \odot C = \overline{A \oplus B \odot C}$$

Let $X = A \oplus B$ & $Y = C$

$$= \overline{X \odot Y}$$

$$= \overline{X \odot Y}$$


$$= A \oplus B \odot C$$

→ When no. of i/p variable is even, XNOR acts as an even f.





→ When no. of input variable is odd, XNOR acts as an odd func.

$$A \odot B \odot C \odot D = A \oplus B \odot C \odot D$$

MAY 2008						
Su	Mo	Tu	We	Th	Fr	Sa
			1	2	3	
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31




Bubbled logic




→ NAND ≡ bubbled OR


→ NOR ≡ bubbled AND



JUNE 2008						
Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					



AND = Buffered NOR




OR = Buffered NAND


The 'Buffered equivalent of a logic gate' is the diagonally opposite logic gate.

Universal Gates


(1) NAND as universal gate



(2) AND




(3) OR




MAY 2008


Su	Mo	Tu	We	Th	Fr	Sa
			1	2	3	
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31




(A) EXOR




(B) ENOR




(C) NOR as universal gate



(D) AND




(E) OR




JUNE 2008

Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

2 EXOR





Ex-NOR



Q. 100 Boolean $f = A.B + CD$ is to be realized using only 2 i/p NAND gate. Min. no. of gates reqd =

a) 2 3 4 5




2008 JUNE

It is a 2-level - AND-OR implementation which is equivalent to 2-level NAND-NAND implementation.


when circuit is implemented in SOP form, then only no. of NAND gates can be found very easily.

Q. $Y = (A+B) \cdot C \cdot (D+E)$ to be implemented using only 2 flip flop NOR gate.



→ 2 level OR-AND implementation \equiv NOR-NOR

→ Product of sum form.



→ If no. of NAND gates are asked for POS, then we need to convert POS to SOP.

MAY 2001						
Su	Mo	Tu	We	Th	Fr	Sa
				1	2	3
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31

JUNE		2008					
Su	Mo	Tu	We	Th	Fr	Sa	
1	2	3	4	5	6	7	
8	9	10	11	12	13	14	
15	16	17	18	19	20	21	
22	23	24	25	26	27	28	
29	30						

20

DAY 172-194 WEEK 25

FRIDAY

JUNE 2008

IMPORTANT

→ If we use duality or complement method to convert POS to SOP (or vice versa) then it will change the value of its f^c also.

→ SOP is converted into POS (a vice versa) by using the distributive prop.

eg $f = AB + CD \rightarrow \text{SOP}$
 $= (AB + C) \dots (AB + D)$
 $= (A + C)(B + C)(A + D)(B + D) \rightarrow \text{POS}$

eg $f = (A + B)(C + D) \rightarrow \text{POS}$
 $= AC + AD + BC + BD \rightarrow \text{SOP}$

NOT gate

Karnaugh Map Simplification

→ It is a graphical approach of boolean simplification.

→ Reduc in no. of literals & terms

→ Solⁿ may not be unique.

→ Simplified exp may be in SOP or POS form.

→ When we move from one row/column to next, there only 1 bit diff should be there.

MAY 2008						
Su	Mo	Tu	We	Th	Fr	Sa
			1	2	3	
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31

2008 JUNE

WEEK 25 DAY 173-193

SATURDAY

21

2-variable K-Map

xy (1 bit)	y	
	0	1
x	0 $\bar{x}\bar{y}$	1 $\bar{x}y$
	2 $x\bar{y}$	3 xy

Minterm map

xy (1 bit)	y	
	0	1
x	0 $x\bar{y}$	1 xy
	2 $\bar{x}\bar{y}$	3 $\bar{x}y$

Minterm map

3-variable K-Map

xyz (3 bits)	z			
	00	01	11	10
xy	0 $\bar{x}\bar{y}\bar{z}$	1 $\bar{x}y\bar{z}$	3 $x\bar{y}\bar{z}$	2 $x y \bar{z}$
	4 $\bar{x}\bar{y}z$	5 $\bar{x}y z$	7 $x\bar{y} z$	6 $x y z$

adjacent cells can be grouped together.
 (as they differ by only 1 bit)

4-variable K-map

xyz (3 bits)	z			
	00	01	11	10
xy	0 $\bar{x}\bar{y}\bar{z}$	1 $\bar{x}y\bar{z}$	3 $x\bar{y}\bar{z}$	2 $x y \bar{z}$
	4 $\bar{x}\bar{y}z$	5 $\bar{x}y z$	7 $x\bar{y} z$	6 $x y z$
	12 $\bar{x}\bar{y}\bar{z}$	13 $\bar{x}y\bar{z}$	15 $x\bar{y}\bar{z}$	14 $x y \bar{z}$
	8 $\bar{x}\bar{y}z$	9 $\bar{x}y z$	11 $x\bar{y} z$	10 $x y z$

→ If all the cells are 1 or 0, then we can write $f = 1$ or $f = 0$ respectively.

DAY 174-192

22

SUNDAY

JUNE 2008						
Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

23

DAY 175 FR WEEK 26


MONDAY

JUNE 2008

IMPORTANT

- The no. of cells grouped is always a power of 2.
- If all the cells in a k-map are grouped, the opp is always 1 (minterm map), or 0 (maxterm map).

No. of cells grouped	No. of variables eliminated
2 (pair)	1
4 (quad)	2
8 (octet)	3
2^m	m



Priority of grouping

- Octet
- Quad
- Pair
- Single terms
- Remove (redundant groups)

Redundant group → A group whose all the minterms are also grouped by adjacent groups.

MAY	2008
1	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

2008 JUNE


WEEK 26 DAY 176

TUESDAY





24

IMPORTANT

I find the minimized logic expression.



$$= \bar{y}\bar{w}x + yz\bar{w} + \bar{y}z\bar{w} + yxw$$



JUNE	2008
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30	

25



WEEK 26


WEDNESDAY

JUNE 2008


IMPORTANT

Boolean exp $\bar{x}yz + x\bar{y}z + xy\bar{z} + x\bar{y}\bar{z} + x\bar{y}z + xy\bar{z}$ can be simplified to

- a) $x\bar{z} + yz + y\bar{z}$
 b) $x\bar{z} + yz + y\bar{z}$
 c) $xy + yz + y\bar{z}$
 d) $x\bar{z} + yz + y\bar{z}$



d) $f(w,x,y,z) = \bar{w}y + wxy + \bar{w}y$



Simplified form = $\bar{w} + xy$
 unsimplified form = $\sum (0, 1, 2, 3, 4, 5, 6, 7, 14, 15)$

Exp: $(A+B)(A+C)(A+C)$ simplifies to $(A+B)C$

MAY 2008

Su	Mo	Tu	We	Th	Fr	Sa
			1	2	3	
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31

2008 JUNE

WEEK 26 Day 178-188

THURSDAY

26

IMPORTANT

Don't Care Cond: (D) (C's)

x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1/0/x
1	1	1	1/0/x

$x = \sqrt{B \cdot D \cdot S} \rightarrow f$

→ Functions that do not have the o/p specified for some if cond. are known as incompletely specified functions.

→ As the digital system never enters these states, we may assume that o/p be 0 or 1.

→ These states are known as D.C.'s

→ D.C.'s provide further simplification on the K-map

→ D.C.'s remain the same for both SOP & POS simplification.

→ It is not necessary to group the D.C.'s

A circuit implements boolean $f = xy + x\bar{y}z$. It is found that the if combination $x=y=1$ can never occur. Taking this into account, a simplified expression for f is given by:

JUNE 2008

1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				


27

Day 179/187 WEEK 26

JUNE 2008


IMPORTANT

FRIDAY




$$= y + xz$$


Prime Implicants (PI) and Essential Prime Implicants (EPI)



PI = 4 (All possible)
EPI = 2



$$\begin{aligned} \text{EPI} &= 2 \\ f_{PI} &= \bar{w}x + wxz \\ f &= f_{PI} + f_{PI} \\ &= \bar{w}x + wxz + yz \\ &\text{or} \\ &= \bar{w}x + wxz + yz \end{aligned}$$



$$f_{PI} = \bar{w}yz + xyz$$

→ The pdt. terms obtained by grouping all the minterms in a K-map (also known as PI).

→ PI's are obtained by considering all the biggest possible grouping for a k-map

→ If a minterm is covered by only one PI, then that PI is known as EPI

MAY 2008						
Su	Mo	Tu	We	Th	Fr	Sa
					1	2
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31

2008 JUNE

WEEK 26 Day 180/186

28


SATURDAY

IMPORTANT

→ The simplified expression is obtained by including
② all the EPI's

+
⑤ PI's covering those minterms that are not covered by EPI.

Q. what are the EPI's of the foll.
 $f(a, b, c) = ac + a\bar{c} + bc$




$$= ac + a\bar{c}$$

Hazards

→ It is a condition in which the xpf of circuit changes momentarily, whereas ideally it must not change.

→ It occurs b/c of the finite propagation delay of the logic gates.



when y changes to 0 ...

29

SUNDAY

JUNE 2008						
Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

30

DAY 182-184 WEEK 27

MONDAY

JUNE 2008

IMPORTANT

but due to propagation delay:

800

900

→ This type of hazard is 'static 1' hazard.

900

→ If y goes from 1 to 0, the output f must remain at logic 1, but it momentarily goes to 0.

1000

This is known as static-1 hazard.

1000

→ It occurs when ckt. is implemented in the SOP form.

1100

1200

→ Input must remain at logic 0, but momentarily goes to 1, known as static-0 hazard.


1300

→ POS form.

1400

Elimination of Hazards

1500



Static-1 hazard

Day	Mon	Tue	Wed	Thu	Fri	Sat
1	2	3				
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31

prob occurs when y goes from 1 → 0. (add that output)

$$f = xy + \bar{y}z + xz$$

→ hazard free circuit

2008 JULY

WEEK 27 DAY 183-185

TUESDAY

01

IMPORTANT

→ Hazards are eliminated by including the redundant groups in the ckt.

800

900

900

1000

1000

1100

1200

1300

1400

1500

1600

1700

1800

1900

2000

2100

2200

2300

2400

2500

2600

2700

2800

2900

3000

3100

3200

3300

3400

3500

3600

3700

3800

3900

4000

4100

4200

4300

4400

4500

4600

4700

4800

4900

5000

Combinational Circuits

800

900

900

1000

1000

1100

1200

1300

1400

1500

1600

1700

1800

1900

2000

2100

2200

2300

2400

2500

2600

2700

2800

2900

3000

3100

3200

3300

3400

3500

3600

3700

3800

3900

4000

4100

4200

4300

4400

4500

4600

4700

4800

4900

5000

→ A decoder is a combinational ckt. that converts binary coded information into other codes (eg Octal, decimal, hexadecimal, etc).

800

900

900

1000

1000

1100

1200

1300

1400

1500

1600

1700

1800

1900

2000

2100

2200

2300

2400

2500

2600

2700

2800

2900

3000

3100

3200

3300

3400

3500

3600

3700

3800

3900

4000

4100

4200

4300

4400

4500

4600

4700

4800

4900

5000

→ A binary code of n bits can represent $\leq 2^n$ distinct elements of information.

800

900

900

1000

1000

1100

1200

1300

1400

1500

1600

1700

1800

1900

2000

2100

2200

2300

2400

2500

2600

2700

2800

2900

3000

3100

3200

3300

3400

3500

3600

3700

3800

3900

4000

4100

4200

4300

4400

4500

4600

4700

4800

4900

5000

∴ a decoder has n inputs and $\leq 2^n$ outputs.

800

900

900

1000

1000

1100

1200

1300

1400

1500

1600

1700

1800

1900

2000

2100

2200

2300

2400

2500

2600

2700

2800

2900

3000

3100

3200

3300

3400

3500

3600

3700

3800

3900

4000

4100

4200

4300

4400

4500


4600

4700

4800

4900

5000



800

900

900

1000

1000

1100

1200

1300

1400

1500

1600

1700

1800

1900

2000

2100

2200

2300

2400

2500

2600

2700

2800

2900

3000

3100

3200

3300

3400

3500

3600

3700

3800

3900

4000

4100

4200

4300

4400

4500

4600

4700


4800

4900

5000

eg 3 X 8 decoder
4 X 10
4 X 16

ENABLE INPUTS




Day	Mon	Tue	Wed	Thu	Fri	Sat
1	2	3				
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31

Implementation of higher order decoders using lower order decodes.

→ Smaller decoder (with the enable input) can be connected together to obtain larger decoder.

→ 4x16 decoder from 2x4 decoder



JUNE 2008


30	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31

ENCODER

→ It performs the inverse operations of decoder.

→ It generates the binary code corresponding to the input value.


→ It has 2^n inputs & n outputs.



4x2 Encoder

D0	D1	D2	D3	x	y
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

$$x = D_2 + D_3, \quad y = D_1 + D_3$$



DAY 187-191
SUNDAY 06

JULY 2008

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
17	18	19	20	21	22	23	24
25	26	27	28	29	30	31	32

07


Day 189-177 WEEK 28

MONDAY

JULY 2008


IMPORTANT

- Encoder is a network of OR gates.
 → No. of OR gates used = no. of outputs.

MULTIPLEXER

$$S = 0 \Rightarrow y = I_0$$

$$S = 1 \Rightarrow y = I_1$$



$$00 \Rightarrow I_0$$

$$01 \Rightarrow I_1$$

$$10 \Rightarrow I_2$$

$$11 \Rightarrow I_3$$

→ for n input lines we require $\log_2 n$ selection lines.

or for 2^n input lines, we require n selection lines.

June	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30


2008 JULY

IMPORTANT

WEEK 28 Day 190-178

TUESDAY

08



Size of MUX : $2^n \times 1$
 Input lines 2^n
 output lines 1
 But not the selection lines

Also known as :

- Data selector
- Parallel to serial converter
- Many to one circuit
- Universal logic circuit.

x	y	f
0	0	A
0	1	B
1	0	C
1	1	D

$$f = \bar{x}\bar{y} + x\bar{y}$$

$$f = \bar{x}\bar{y}A + \bar{x}yB + x\bar{y}C + xyD$$

If ~~input~~ output not given
 instead of A, B, C, D all given
 then write in form of
 minterms all the input
 variables &

multiply

here minterms

A, B, C, D



July	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30
31	31

09

DAY 19: 05 WEEK 28

WEDNESDAY

4X1 MUX


800

900

1000

1100

1200


 $S_1 \quad S_0 \quad Y$

0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

function table

Boolean exp.

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

200


300

400

500

600

700



structure of selection lines
complete circuit

JUNE	SAT	SUN	MON	TUE	WED	THU	FRI	SAT
1	2	3	4	5	6	7		
8	9	10	11	12	13	14		
15	16	17	18	19	20	21		
22	23	24	25	26	27	28		
29	30							

JULY 2008

IMPORTANT

2008 JULY

IMPORTANT

WEEK 28 DAY 19: 05

THURSDAY

10

Implementation of higher order MUX from lower order MUX.

800


900

1000


1100

1200

4X1 MUX using 2X1 MUX.


 $S_1 \quad S_0 \quad Y$

0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



$S_1 = 0 \rightarrow$ upper i/p to 2x1
 $S_1 = 1 \rightarrow$ lower i/p to 2x1


3 2X1 MUX reqd for 4X1 MUX.

8X1 \rightarrow 2X1
16X1 \rightarrow 2X1
64X1 \rightarrow 2X1

$2^n \times 1 \rightarrow 2^{n-1} \rightarrow 2X1$

$S_1 \quad S_0$
MSB \rightarrow LSB

$S_1 \rightarrow$ more importance, S_0 will be applied to lower where less no. of multiplexers are reqd.



JULY	SAT	SUN	MON	TUE	WED	THU	FRI	SAT
1	2	3	4	5	6	7	8	9
10	11	12	13	14	15	16	17	18
19	20	21	22	23	24	25	26	27
28	29	30	31					

11


Day 193-073 WEEK 28

FRIDAY

JULY 2008

IMPORTANT

16X1 MUX using 4X1 MUX.



$64 \times 1 \rightarrow 21 \rightarrow 4 \times 1$
 $64 \times 1 \rightarrow 9 \rightarrow 8 \times 1$
 $256 \times 1 \rightarrow 17 \rightarrow 16 \times 1$

To implement
BX1 MUX

Required
AX1 MUX

$$B/A = k_1$$

$$k_1/A = k_2$$

$$k_2/A = k_3$$

$$\frac{k_{n-1}}{A} = k_n = 1$$

June	2008
1	2
2	3
3	4
4	5
5	6
6	7
7	8
8	9
9	10
10	11
11	12
12	13
13	14
14	15
15	16
16	17
17	18
18	19
19	20
20	21
21	22
22	23
23	24
24	25
25	26
26	27
27	28
28	29
29	30

Take for BX1 MUX using 4X1 MUX \rightarrow Take MSB selection lines = 0
 2008 JULY

WEEK 28 Day 194-072

SATURDAY

12

BX1 $k_1 + k_2 + \dots + k_n \rightarrow$ AX1

64x1 \rightarrow 4x1


$$\frac{64}{4} = 16$$

$$\frac{16}{4} = 4$$

$$\frac{4}{4} = 1$$

$\left. \begin{array}{l} 16 \\ 4 \\ 1 \end{array} \right\} \rightarrow 16 + 4 + 1 = 21 \text{ MUX reqd.}$

Implementation of Boolean func of N variable using MUX.



4x4 Decoder

A decoder is exactly same as the selection network of a multiplexer.

JULY	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30
31	

14

DAY 196/170 WEEK 29

MONDAY

JULY 2008


IMPORTANT

→ Decoder is a minterm generator circuit,
 ∴ In mux, the work of generation of minterms is done by selection output.

→ Size of the mux can also be determined by using the n select lines.

→ $2^n \times 1$ if n is no. of select lines.
 Size of mux.

Boolean f implemented using Mux
 Approach 1
 $f(x, y) = \sum(0, 2)$



→ $2^n \times 1$
 variables on selection line
 data i/p lines

JUNE 2008						
Sa	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

2008 JULY

WEEK 29 DAY 197/169

TUESDAY

15

IMPORTANT

→ The no. of variables in the f^n , is equal to the
 a) no. of i/p lines in decoder (for decoder)
 b) no. of selection lines in mux

→ In Mux, we already have OR gate at the end,
 ∴ we'll need to disable the unreqd. AND gates with the help of i/p data lines.

Apply $i/p = 1$ on those AND gates that are reqd,
 0 on others.

→ To implement an m variable func, a MUX with n selection lines is reqd, that is a $2^n \times 1$ MUX.

Apply → The variables of the f^n on the selection line
 → truth table i/p on the data i/p lines.

Approach 2

$n \rightarrow 2^n \times 1$	$2 \rightarrow 2^2 \times 1$ $= 4 \times 1$	$3 \rightarrow 2^3 \times 1$ $= 8 \times 1$
$n \rightarrow 2^{n-1} \times 1$	$2 \rightarrow 2^{2-1} \times 1$ 2×1	$3 \rightarrow 2^{3-1} \times 1$ 4×1

An n variable f^n can also be implemented using a MUX having only $(n-1)$ selection lines, that is $(2^{n-1} \times 1)$ MUX

JULY 2008						
Sa	Mo	Tu	We	Th	Fr	Sa
	1	2	3	4	5	
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30	31		

$$f(x, y, z) = \Sigma(0, 1, 3, 6)$$

x	y	z	f	$f \leftrightarrow z$
0	0	0	1	$f=1 = I_0$
0	0	1	1	
0	1	0	0	$f=z = I_1$
0	1	1	1	
1	0	0	0	$f=0 = I_2$
1	0	1	0	
1	1	0	1	$f=\bar{z} = I_3$
1	1	1	0	

Limitation in approach 2

If the term \bar{z} appears in the relation between f and z , then an additional NOT gate is reqd to obtain \bar{z} from z .

Summarizing

Approach 1 → A $2^n \times 1$ MUX can implement ALL n variable f^n .

Approach 2 with limitation → A $2^{n-1} \times 1$ MUX can implement only SOME n variable f^n .

Approach 3 → A $2^{n-1} \times 1$ MUX and a NOT gate can implement ALL n variable f^n .

JUNE				2008		
Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

Trick (short method) for finding sel's B/w f & z .

I_0	I_1	I_2	I_3	$x \ y \ z$
0	2	4	6	
1	3	5	7	
1	2	0	\bar{z}	

I_0	I_1	I_2	I_3	$x \ y \ z$
0	2	4	5	
1	3	6	7	
\bar{y}	1	y	0	

I_0	I_1	I_2	I_3	$x \ y \ z$
0	1	2	3	
\bar{x}	4	5	6	
\bar{x}	\bar{x}	x	\bar{z}	

Numbering comes from truth table

x	y	z
0	0	0
1	0	0
2	0	1
3	0	1
4	1	0
5	1	0
6	1	1
7	1	1

JULY		2008				
Mo	Tu	We	Th	Fr	Sa	
	1	2	3	4	5	
6	7	8	9	10	11	
12	13	14	15	16	17	
18	19	20	21	22	23	
24	25	26	27	28	29	
30	31					

18

DAY 200-166 WEEK 29

FRIDAY

JULY 2008

IMPORTANT


8:00

9:00

Implementation of standard logic gates using MUX:

① Approach 1 (Using MUX having n -selection lines)

② AND Gate



10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

12:00

1:00

2:00

3:00

4:00

5:00

6:00

7:00

8:00

9:00

10:00

11:00

21


DAY 203/63 WEEK 30

MONDAY

JULY 2008


IMPORTANT

2 min ② NAND gate

Note:


To obtain the NAND, NOR, EXOR & EXNOR gates, two 2x1 MUXes are reqd.

2 min ③ FNOR gate




The first 2x1 MUX is reqd to obtain \bar{y} from y


2 min ④ XOR gate



2 min ⑤ XNOR



But it requires two 2x1 MUX to implement it, as we don't have NOT gate. To implement it:



JUNE	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30

2008 JULY

IMPORTANT


 $2x + 2y = 100$

WEEK 30 DAY 204/62

TUESDAY

22

①




$$f = T + R$$

x	y	z
0	0	1
0	1	1
1	0	0
1	1	0

Compare $T + R$ with the gate ① get ans

Boolean f realized by the logic ckt shown is:




$$\begin{aligned}
 f &= \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3 \\
 &= \bar{A} \bar{B} C + \bar{A} B D + A \bar{B} \bar{C} + A B C \bar{D} \\
 &= \bar{A} \bar{B} C (0 + \bar{D}) + \bar{A} B (C + \bar{C}) D + A \bar{B} \bar{C} (0 + \bar{D}) + A B C \bar{D} \\
 &= \bar{A} \bar{B} C \bar{D} + \bar{A} B C D + \bar{A} B C \bar{D} + A \bar{B} C \bar{D} + A B C \bar{D} \\
 &= 3, 2, 7, 5, 9, 8, 12
 \end{aligned}$$

JULY	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30
31	31

DEMULTIPLEXER


JULY 2008

IMPORTANT




→ If 2^n output lines
then n selection lines

$n \rightarrow$ output $\Rightarrow \log_2 n$ selecⁿ lines



Also known as:

→ Data distributor

1x4 DEMUX


$S_1 S_0$	y_0	y_1	y_2	y_3
0 0	I	0	0	0
0 1	0	I	0	0
1 0	0	0	I	0
1 1	0	0	0	I

2008 JULY

IMPORTANT

$$y_0 = \bar{S}_1 \bar{S}_0 I \quad y_1 = \bar{S}_1 S_0 I$$

$$y_2 = S_1 \bar{S}_0 I \quad y_3 = S_1 S_0 I$$



→ Selection network of MUX & DEMUX is same.

→ A decoder (with enable input) is same as DEMUX.

& the ckt. is known as Decoder: demultiplexer

→ An $n \times 2^n$ decoder is equivalent to a 1×2^n DEMUX.

Implementation of higher order Demux using lower order Demux

① 1×4 Demux from 1×2 Demux.

JULY	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30
31	31


25

DAY 207 (59) WEEK 30

FRIDAY

JULY 2008

IMPORTANT



- AXB decoder \rightarrow using \rightarrow CXD decoder
 \Rightarrow 1XB demux \rightarrow 1XD demux
 \Rightarrow BX1 mux \rightarrow DX1 mux

How many 3XB decoders with an enable i/p are needed to construct a 6XB decoder w/o using any other logic gate.

6XB \rightarrow 3XB

1X 64 demux \rightarrow 1X 8 demux

6X1 mux \rightarrow 8X1 mux

$$\frac{64}{8} = 8$$

$$\frac{8}{8} = 1$$

$$8 + 1 = 9$$

JUNE 2008

Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

2008 JULY

IMPORTANT


WEEK 30 DAY 208 (58)

SATURDAY

26

Half Adder


\rightarrow Adds 2 bits.



x	y	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \bar{x}y + x\bar{y} = x \oplus y$$

$$C = x \cdot y$$



Full Adder

\rightarrow Adds 2 bits, considering a carry from the previous stage.

neg (odd)

x	y	z	S	C
0	0	0	0	0
1	0	0	1	0
1	0	1	0	1
2	0	1	0	1
1	1	0	0	1
2	1	0	1	0
2	1	1	1	1

DAY 209 (57)
SUNDAY 27

JULY 2008

Su	Mo	Tu	We	Th	Fr	Sa
		1	2	3	4	5
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30	31		

800 \rightarrow z is the carry from the previous stage
 810 \rightarrow C is the carry to the next stage.

820 \rightarrow $S = \Sigma(1, 2, 4, 7)$
 830 $= \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xyz$


840 \therefore Sum is an odd fⁿ

850 \rightarrow $C = \Sigma(3, 5, 6, 7)$
 860 $= \bar{x}yz + x\bar{y}z + xy\bar{z} + xyz$


870 Carry is a majority funcⁿ

880 majority fⁿ \rightarrow The off is logic 1 when majority
 890 no. of i/p are at logic 1.

900 K-Map Simplificaⁿ



920 Simplificaⁿ is not possible for the Sum.



940 $C = xy + yz + xz$ (Simplificaⁿ)


2008

Day	Mo	Tu	We	Th	Fr	Sa	Su
1	2	3	4	5	6	7	
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31

Full Adder from 2 half Adders

800 $S = \Sigma(1, 2, 4, 7)$
 810 $= \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xyz$
 820 $= \bar{x}(\bar{y}z + y\bar{z}) + x(\bar{y}\bar{z} + yz)$
 830 $= \bar{x}(y \oplus z) + x(y \oplus z)$
 840 $= (y \oplus z) + x(y \oplus z)$
 850 $= x \oplus y \oplus z$

860 $C = \Sigma(3, 5, 6, 7)$
 870 $= \bar{x}yz + x\bar{y}z + xy\bar{z} + xyz$
 880 $= z(\bar{x}y + x\bar{y}) + xy(z + z)$
 890 $= z(x \oplus y) + xy$



2008

Day	Mo	Tu	We	Th	Fr	Sa	Su
1	2	3	4	5	6	7	
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31

30

DAY 212/54 WEEK 31


WEDNESDAY

JULY 2008

IMPORTANT

Parallel Adder / Binary Adder


→ Adds 2 n-bit binary numbers.

Requirements for 4-bit addition

- 3 F.A. & 1 H.A., or
- 4 F.A. or
- 7 H.A., 3 OR gates

∴ In general, for n-bit addⁿ:

- (n-1) F.A. & 1 H.A.
- n F.A.
- (2n-1) H.A. & (n-1) OR gates

4-bit Parallel AdderOutput = C₃ S₃ S₂ S₁ S₀

JUNE 2008

31	M	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

→ Cost is higher for a carry look-ahead adder compared to ripple-carry adder.

2008 JULY

WEEK 31 DAY 213/53

THURSDAY

31

IMPORTANT

→ The carry bit propagates from the L.S.B. to the M.S.B. position in a ripple manner, therefore the ckt. is known as ripple carry adder.Half Subtractor

→ Subtracts 2-bits


x	y	D	S
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

(Minuend) x → Half Subtractor → D (difference)
(Subtrahend) y → B (borrow)

$$D = \bar{x}y + x\bar{y}$$

$$= x \oplus y$$

$$B = \bar{x}y$$

Full Subtractor

Subtracts 2 bits, considering a borrow given to the previous stage.

JULY 2008

30	M	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				


01

Day 25-08 WEEK 30

FRIDAY

AUGUST 2008

IMPORTANT

 $x - y = z$

x	y	z	D	B
0	0	0	0	0
0	1	1	1	1
1	0	1	1	1
1	1	0	0	1
2	0	0	0	0
2	1	0	0	0
3	1	1	1	1

$$D = \sum (1, 2, 4, 7)$$

$$D = \bar{x}\bar{y}z + x\bar{y}z + x\bar{y}\bar{z} + xyz$$

\therefore difference is an odd fn

$$B = \sum (1, 2, 3, 7)$$

$$B = \bar{x}\bar{y}z + x\bar{y}z + \bar{x}yz + xyz$$

K-map Simplification

Diff

1	1	1	1
---	---	---	---

\therefore Simplification not possible in difference.

Borrow

1	1	1	1
---	---	---	---

$$B = \bar{x}y + yz + \bar{x}z$$

JULY 2008

31	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5		
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30	31		

2008 AUGUST

IMPORTANT


WEEK 31 Day 25-08

SATURDAY

02

Magnitude Comparator

\rightarrow Determines the relative magnitude of 2 numbers




A	B	x	y	z
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

$$x = \bar{A}B$$

$$y = \bar{A}\bar{B} + A\bar{B} = \bar{A} + \bar{A}B$$

$$z = \bar{A}B$$



Day 26-08 SUNDAY 03

The output 4 of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The no. of combinations for which of op is logic 1.

a) 4 b) 6 c) 8 d) 10

AUGUST 2008


31	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

MONDAY

Row	A		B		Y
	a_0	a_1	b_0	b_1	
300	0	0	0	0	0
300	0	0	0	1	0
300	0	0	1	0	0
400	0	0	1	1	0
300	0	1	0	0	1
300	0	1	0	1	0
300	0	1	1	0	0
300	0	1	1	1	0
100	1	0	0	0	1
100	1	0	0	1	1
100	1	0	1	0	0
200	1	0	1	1	0
300	1	1	0	0	1
300	1	1	0	1	1
300	1	1	1	0	1
400	1	1	1	1	0

6 types

Sequential Circuits



→ The binary data stored in the memory elements is known as the state.

JULY				2008			
SAT	SUN	MON	TUE	WED	THU	FRI	SAT
		1	2	3	4	5	
6	7	8	9	10	11	12	
13	14	15	16	17	18	19	
20	21	22	23	24	25	26	
27	28	29	30	31			

TUESDAY

- Previous state $\rightarrow Q_{n-1}$
- Present state $\rightarrow Q_n$
- Next state $\rightarrow Q_{n+1}$

- The o/p depends upon
 - external input x_i or
 - present state
- The next state depends upon
 - external i/p x_i or
 - present state

Types of Sequential Circuits

- (7) Synchronous Sq. Ckt.


All the memory elements are triggered simultaneously by a common activating signal known as the clock pulse.

- ② Asynchronous Seq. Ckt.

The memory elements operate at random instants of time independent of each other.

Flip flop

(Binary cell)



AUGUST 2008						
Su	Mo	Tu	We	Th	Fr	Sa
					1	2
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

06

WEDNESDAY


Day 229/147 Week 32

AUGUST 2008


IMPORTANT

Combinational → only level triggering
 Seq. → both edge & level triggering
 flip flop

Level triggering



Edge triggering



Set = 1
 Reset = 0

→ Binary cell that stores 1 bit
 → May have one or two data inputs.
 → Triggered by a clock pulse.
 → true edge triggering →
 → -ve edge triggering →

→ Has 2 outputs
 → Q → Normal op
 → \bar{Q} → Complement of p

→ Under normal operations, Q and \bar{Q} are complements of each other.

→ Has 2 stable states
 ∴ the cell acts as bistable multivibrator.

JULY							AUGUST 2008						
1	2	3	4	5	6	7	1	2	3	4	5	6	7
8	9	10	11	12	13	14	8	9	10	11	12	13	14
15	16	17	18	19	20	21	15	16	17	18	19	20	21
22	23	24	25	26	27	28	22	23	24	25	26	27	28
29	30	31					29	30	31				

→ set state / 1-state
 → $Q = 1$ & $\bar{Q} = 0$

2008 AUGUST

Week 32 Day 230/148

THURSDAY

07

IMPORTANT

→ Reset state / 0-state / clear state

→ $Q = 0$ & $\bar{Q} = 1$.

SR Latch


→ Consists of 2 cross-coupled NOR or NAND gates

→ Has 2 inputs
 → S → Set
 → R → Reset

→ Has 2 o/p's
 → Q
 → \bar{Q}

→ Different truth table for NOR & NAND gates.

→ SR LATCH using NOR gates



when $S, R = 0$

\bar{Q}	$0 \rightarrow 0$	$1 \rightarrow 1$
Q	$1 \rightarrow 1$	$0 \rightarrow 0$

when $S = 0$ & $R = 1$

\bar{Q}	$0 \rightarrow 1$	$1 \rightarrow 0$
Q	$1 \rightarrow 0$	$0 \rightarrow 1$

AUGUST							2008						
1	2	3	4	5	6	7	1	2	3	4	5	6	7
8	9	10	11	12	13	14	8	9	10	11	12	13	14
15	16	17	18	19	20	21	15	16	17	18	19	20	21
22	23	24	25	26	27	28	22	23	24	25	26	27	28
29	30	31					29	30	31				

08

DAY 223445 WEEK 32

FRIDAY

AUGUST 2008

IMPORTANT

 $S=1, R=0$

800	\bar{Q}	$0 \rightarrow 0$	$1 \rightarrow 0$
900	Q	$1 \rightarrow 1$	$0 \rightarrow 1$

 $S=1, R=1$

800	\bar{Q}	0	$Q = \bar{Q} = 0 =$ Invalid state
900	Q	1	

800	S	R	Q_{n+1}	
900	0	0	Q_n	(Hold State)
1000	0	1	0	(Reset)
1100	1	0	1	(Set)
1200	1	1	(Invalid)	$Q = \bar{Q} = 0$

→ Invalid state does not mean that there is no output at the Q and \bar{Q} terminals. It only means that $Q = \bar{Q}$, a situation avoided under normal condition.

Hold State After Invalid State

800	S	R	Q	\bar{Q}
900	0	1	0	1
1000	0	0	0	1
1100	1	0	1	0
1200	0	0	1	0
1300	1	1	0	0
1400	0	0	0	0

will not be able to find the exact state i.e. either 0 or 1, 0
So, system is in Indeterminate state.

JULY 2008						
Su	Mo	Tu	We	Th	Fr	Sa
		1	2	3	4	5
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30	31		

2008 AUGUST

IMPORTANT

WEEK 32 DAY 223446

SATURDAY


09

800	S	R	Q	\bar{Q}
900	1	0	0	0
1000	0	1	0	1
1100	0	0	0	1

→ If $SR=00$ is applied after $SR=11$, then either $Q=0$ or $Q=\bar{Q}=1$.

$Q=1$ & $\bar{Q}=0$
the st enters an indeterminate state

SR Latch using NAND Gates





→ To get a particular Q , the $1/p$ reqd by NAND latch are complements of those reqd by NOR latch.

→ In an SR latch made by cross-coupling two NAND gates, if both S & R inputs are at 0, then it will result in:

- $Q=0$ & $\bar{Q}=1$
- $Q=1$ & $\bar{Q}=0$
- $Q=1$ & $\bar{Q}=1$
- Indetermined state

AUGUST 2008						
Su	Mo	Tu	We	Th	Fr	Sa
						1
2	3	4	5	6	7	8
9	10	11	12	13	14	15
16	17	18	19	20	21	22
23	24	25	26	27	28	29

S.R. - Flip Flop

Not using
AND gates

This is b/c when clock is applied to 0, then we want the NOR gate to stay in the idle state.

Now the idle state or hold state of NOR is (0,0). we require a gate which irrespective of the $\frac{1}{f}$ applied makes the off to when clock is 0.

Clock	S	R	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	Invalid

Function Table

JULY	2008
31	Mon
1	Tue
2	Wed
3	Thu
4	Fri
5	Sat
6	Sun
7	Mon
8	Tue
9	Wed
10	Thu
11	Fri
12	Sat
13	Sun
14	Mon
15	Tue
16	Wed
17	Thu
18	Fri
19	Sat
20	Sun
21	Mon
22	Tue
23	Wed
24	Thu
25	Fri
26	Sat
27	Sun
28	Mon
29	Tue
30	Wed
31	Thu

Characteristic Table

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

Characteristic Eqn

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

$$Q_{n+1} = S + R Q_n \quad \text{when } S \neq R \neq 1$$

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0


Excitation Table

→ Derived from characteristic table


AUGUST	2008
31	Mon
1	Tue
2	Wed
3	Thu
4	Fri
5	Sat
6	Sun
7	Mon
8	Tue
9	Wed
10	Thu
11	Fri
12	Sat
13	Sun
14	Mon
15	Tue
16	Wed
17	Thu
18	Fri
19	Sat
20	Sun
21	Mon
22	Tue
23	Wed
24	Thu
25	Fri
26	Sat
27	Sun
28	Mon
29	Tue
30	Wed

JK flip flop.

Resolves the problem of invalid state of SR flip flop.



using logic gates




using SR flip flop

in table

Day	Mo	Tu	We	Th	Fr	Sa	Su
1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
17	18	19	20	21	22	23	24
25	26	27	28	29	30	31	

Clock	J	K	Q _{n+1}
0	X	X	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	Q _n → Toggle state

J	K	Q _n	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



$$Q_{n+1} = J \bar{Q}_n + K Q_n$$

Q _n	Q _{n+1}	J	K
0	1	1	X
0	0	1	X
1	1	X	1
1	0	X	1

Race Around Cond. in a JK flip flop

→ The off of the flip flop changes more than once whereas ideally it must change only once

→ It occurs when, $J = K = 1$

→ Propagation delay of flip flop \ll Clock pulse width

AUGUST 2008

Mo	Tu	We	Th	Fr	Sa	Su
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				


15

DAY 228 (38) WEEK 33

FRIDAY

AUGUST 2008


IMPORTANT



→ This problem is resolved by ensuring the following conditions,
 $T_{W} < T_{PD} < T_{CK}$

Or in worst case
 $T_{W} \leq T_{PD} < T_{CK}$

Master Slave JK flip flop



JULY							2008						
Su	Mo	Tu	We	Th	Fr	Sa	Su	Mo	Tu	We	Th	Fr	Sa
			1	2	3	4	5						
6	7	8	9	10	11	12							
13	14	15	16	17	18	19							
20	21	22	23	24	25	26							
27	28	29	30	31									

→ The overall ckt acts as a single flip flop & stores 1 bit.

2008 AUGUST

WEEK 33 DAY 229 (37)

SATURDAY

16

IMPORTANT

- The master is triggered when the clock goes to 1.
- The slave is triggered when the clock goes to 0.
- At any instant, only one flip flop is triggered.
- The external data enters the MS flip flop when the master is triggered.
- The output is generated when the slave is triggered.
- Both the inputs are never equal to 1, ∴ the problem of race around cond. is not present in a MS JK FF.
- Q The present output Qn of an edge triggered JK flip flop is logic 0. If $J=1$, then Q_{n+1}
- cannot be determined.
 - logic 0
 - logic 1
 - will race around

DAY 229 (37)

SUNDAY

17

AUGUST							2008						
Su	Mo	Tu	We	Th	Fr	Sa	Su	Mo	Tu	We	Th	Fr	Sa
						1	2						
3	4	5	6	7	8	9							
10	11	12	13	14	15	16							
17	18	19	20	21	22	23							
24	25	26	27	28	29	30							

18

MONDAY

D flip flop will retain the value while buffer not. eg 1 \rightarrow 1 \rightarrow 1



DAY 231-135 WEEK 41 AUGUST 2008

action combination cnt

So D flip flop is memory element


D flip flop

output follows the input



Clock	D	Q _{next}
0	X	Q _n
1	0	0
1	1	1

D	Q _n	Q _{next}
0	0	0
0	1	0
1	0	1
1	1	1



Q _n	Q _{next}	D
0	0	0
0	1	1
1	0	0
1	1	1

JULY 2008

Su	Mo	Tu	We	Th	Fr	Sa
	1	2	3	4	5	
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30	31		

2008 AUGUST


IMPORTANT

WEEK 34 DAY 232-134

TUESDAY

19

T flip flop


Clock T Q_{next}

0	X	Q _n
1	0	Q _n
1	1	Q _n

T Q_n Q_{next}

0	0	0
0	1	1
1	0	1
1	1	0


Q _n	Q _{next}	T
0	0	0
0	1	1
1	0	1
1	1	0



AUGUST 2008

Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

Conversion b/w flip flops



AB flip flop

→ Obtain JK from SR flip flop


J	K	Q_n	Next	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

char. table of JK


char. table of JK flip flop

excitation of SR


JULY	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30
31	



$$S = J \bar{Q}_n$$



$$R = K Q_n$$



AUGUST	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30

25

DAY 239/28 WEEK 35

MONDAY

AUGUST 2008

IMPORTANT


- Based on Direction of Operation
- Unidirectional (left shift, right shift)
 - Bidirectional

Clock Pulse Req. for an n-bit register

- for serial data
- to input n bits n clock pulses & reqd.
 - to output n bits $n-1$ clock pulses
- for parallel data
- to input n bits 1 clock pulse
 - to output n bits 0 clock pulse
- as 1, 0 to 1 changes available at Q_0 & clock pulse not reqd to read

SISO Register

A 4-bit, unidirectional right shift, SISO register, using D flip flops is shown.



If 0101 is to be transfer
so first 0 is transferred inside

JULY 2008

Sa	Mo	Tu	We	Th	Fr	Sa
		1	2	3	4	5
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30	31		

2008 AUGUST

WEEK 35 DAY 239/27


TUESDAY

26

IMPORTANT

Clock	Q_3	Q_2	Q_1	Q_0
0	1	0	0	0
1	1	0	0	0
2	1	1	0	0
3	0	1	1	0
4	1	0	1	1

SIPD Register




→ Serial data is also known as temporal code.

→ Parallel data is also known as spatial code.

→ ∴ SIPD converts temporal code into spatial code.

PISO Register




AUGUST 2008

Sa	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

Control	Operation
0	Parallel data i/p
1	Serial Serial data o/p


PISO converts spatial code to temporal code.

PIPO register



- It can act only as a ~~shift register~~ storage register but not shift register.
- Mostly used as storage register in microprocessors due to its high speed.

The initial contents of the 4-bit SISO shift register is 0110. After 3 clock pulses are applied the contents of the shift register will be:




July	2008
1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30
31	31

clock	Q3	Q2	Q1	Q0	
0	0	1	1	0	(100)
1	1	0	1	1	(101)
2	0	1	0	1	(001)
3	1	0	1	0	(100)

COUNTERS

Preset & clear inputs



When we want to forcibly set or reset the flip flop then we use preset & clear inputs.

Also known as,

- Direct inputs
- Synchronous inputs

→ Sets / Resets the flip flop irrespective of the clock inputs or the data inputs.

Preset / Direct Set

- Sets the output.
- Active high preset (by applying logic 1)
- Active low preset (Preset) (by applying logic 0)

Clear / Direct Reset

- Resets the output
- Active high clear (by applying logic 1)
- Active low clear (Clear) (by applying logic 0)

29

Day 242/24 Week 35

FRIDAY

COUNTERS

AUGUST 2008

IMPORTANT

→ A counter is a special type of register that follows a predetermined sequence of states upon the application of input pulses applied on the clock input terminals of the flip flops.

→ The input pulses may either be the clock pulse or they may originate from some other external source.

→ In a counters,
→ if the no. of flip flops = n
& no. of states = N
then $N \leq 2^n$

→ MOD N counter→ Divide-by- N counter

Applications of counters.

→ To count the no. of clock pulses
→ as a freq. divider

$$f \rightarrow [\text{MOD } N] \rightarrow f/N$$

→ In general

$$f \rightarrow [\text{MOD } A] \rightarrow [\text{MOD } B] \rightarrow$$

$$f \rightarrow [\text{MOD } AB] \rightarrow f/AB$$

JULY 2008						
Sa	Mo	Tu	We	Th	Fr	Sa
		1	2	3	4	5
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30	31		

2008 AUGUST

Week 35 Day 243/23

IMPORTANT

SATURDAY

30

§ The min. no. of D flip flops needed to design a MOD-258 counter is

a) 9 b) 8 c) 572 d) 258

$$2^9 = 512 \checkmark$$

258 used

254 unused

$$\times 2^8 = 256 \text{ states}$$

Types of Counters

Synchronous

Asynchronous/Ripple Counter

→ All the flip flops are triggered simultaneously

The flip flops are triggered either by a clock pulse or by the output of adjacent flip flops.

→ Faster (For 3 FFs, all the flip are generated as clock is applied to each flip flop)

Slower

→ Up & down & random counters possible

Only up & down counter possible.

→ Decoding errors are not possible.

Decoding errors are present

AUGUST 2008						
Sa	Mo	Tu	We	Th	Fr	Sa
30						1
31	1	2	3	4	5	6
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30	31			

Ripple Counter (Asynchronous Counter)


→ It consists of a series connection of T flip flops (or other flip flops converted into T flip flops).

→ All the T flip flops always operate in the toggle mode ($T=1$).

→ The clock pulse is applied to only one flip flop. This flip flop represents the LSB of the counting sequence.

→ ~~A flip flop~~ The output of each flip flop is connected to the clock input of the next higher order flip flop.

3-bit Binary Up Counter



State Transition Conditions


AUGUST 2008						
Mo	Tu	We	Th	Fr	Sa	Su
31	1	2				
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

- ① Q_0 toggles on every clock pulse.
- ② Q_1 toggles when Q_0 goes from 1 to 0.
- ③ Q_2 toggles when Q_1 goes from 1 to 0.

State Transition Table / State Table

Clock	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0
9	0	0	1
10	0	1	0
11	0	1	1

Timing Diagram




SEPTEMBER 2008						
Mo	Tu	We	Th	Fr	Sa	Su
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

→ freq. of MSB pulse is getting $1/8$.
 → where a freq. is the freq. of the clock.

Flip flop Q/p	Clock triggering	Counter operation
(1) Q	+	up
(0) \bar{Q}	-	Down
0	0	0
0	1	1
1	0	1
1	1	0
$Q \rightarrow +ve$ $\bar{Q} \rightarrow -ve$		$+ve \rightarrow +ve$ $-ve \rightarrow -ve$

In the seq. skt shown, if the initial value of the output Q_1, Q_0 is 00, what are the next four values of Q_1, Q_0 ?



AUGUST	Su	Mo	Tu	We	Th	Fr	Sa
30							1 2
31	3	4	5	6	7	8	9
1	10	11	12	13	14	15	16
2	17	18	19	20	21	22	23
3	24	25	26	27	28	29	30

→ 11, 10, 01, 00
 as it is down counter. (2-bit).


BCD Ripple Counter

→ Also known as : Decimal counter
 Decade counter
 Mod 10 counter
 Divide by 10 counter

→ Follows a sequence of 10 states from 0 to 9.

→ Total no. of flip flops = $n = 4$
 → Total no. of states = $2^n = 16$
 used = $N = 10$
 unused = 6

Underline principle in a design of a counter having unused states



→ for up counter
 a) clear all the flip flops of the counter on reaching the first unused state.

SEPTEMBER						2008
Su	Mo	Tu	We	Th	Fr	Sa
	1	2	3	4	5	6
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30				

05

DAY 249:07 WEEK 36

FRIDAY

SEPTEMBER 2008

IMPORTANT

This begins the counting sequence from 0000.

800

→ for down counter

900

1000

Preset all the flip flops of the counter on reaching the first unused state. This begins the counting sequence from 1111.

1100

Logic

1200

1300

1400

1500

1600

1700

1800

1900

2000

2100

2200

2300

2400

2500

2600

2700

2800

2900

3000

3100

3200

3300

3400

3500

3600

3700

3800

3900

4000

4100

4200

4300

4400

4500

4600

4700

4800

4900

5000

5100

5200

5300

5400

5500

5600

5700

5800

5900

6000

6100

6200

6300

6400

6500

6600

6700

6800

6900

7000

7100

7200

7300

7400

7500

7600

7700

7800

7900

8000

8100

8200

8300

8400

8500

8600

8700

8800

8900

9000

9100

9200

9300

9400

9500

9600

9700

9800

9900

10000

10100

10200

10300

10400

10500

10600

10700

10800

10900

11000

11100

11200

11300

11400

11500

11600

11700

11800

11900

12000

12100

12200

12300

12400

12500

12600

12700

12800

12900

13000

13100

13200

13300

13400

13500

13600

13700

13800

13900

14000

14100

14200

14300

14400

14500

14600

14700

14800

14900

15000

15100

15200

15300

15400

15500

15600

15700

15800

15900

16000

16100

16200

16300

16400

16500

16600

16700

16800

16900

17000

17100

17200

17300

17400

17500

17600

17700

17800

17900

18000

18100

18200

18300

18400

18500

18600

18700

18800

18900

19000

19100

19200

19300

19400

19500

19600

19700

19800

19900

20000

20100

20200

20300

20400

20500

20600

20700

20800

20900

21000

21100

21200

21300

21400

21500

21600

21700

21800

21900

22000

22100

22200

22300

22400

22500

22600

22700

22800

22900

23000

23100

23200

23300

23400

23500

23600

23700

23800

23900

24000

24100

24200

24300

24400

24500

24600

24700

24800

24900

25000

25100

25200

25300

25400

25500

25600

25700

25800

25900

26000

26100

26200

26300

26400

26500

26600

26700

26800

26900

27000

27100

27200

27300

27400

27500

27600

27700

27800

27900

28000

28100

28200

28300

28400

28500

28600

28700

28800

28900

29000

29100

29200

29300

29400

29500

29600

29700

29800

29900

30000

30100

30200

30300

30400

30500

30600

30700

30800

30900

31000

31100

31200

31300

31400

31500

31600

31700

31800

31900

32000

32100

32200

32300

32400

32500

32600

32700

32800

32900

33000

33100

33200

33300

33400

33500

33600

33700

33800

33900

34000

34100

34200

34300

34400

34500


08

DAY 252/04 WEEK 37

MONDAY

SEPTEMBER 2008

IMPORTANT



→ In a ripple counter, the output of the flip-flop changes one bit at a time, starting from the LSB flip-flop.

This is due to the finite propagation delay of the flip-flops.

If T_{pd} → flip-flop propagation delay

T_{clk} → time period of clock pulse

n = no. of flip-flop stages

then $T_{clk} \geq n \cdot T_{pd}$

$$\Rightarrow f_{clk} \leq \frac{1}{n T_{pd}}$$

AUGUST 2008						
Su	Mo	Tu	We	Th	Fr	Sa
					1	2
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

2008 SEPTEMBER

WEEK 37 DAY 253/03


TUESDAY

09

IMPORTANT


Decoding Errors

Arises due to the finite propagation delay of the flip-flops.



So it is resolved by the use of a strobe signal.

Strobe signal → samples the output when all the flip-flops have processed their inputs.



If T_s is the strobe time,

then $T_{clk} \geq n T_{pd} + T_s$

$$\Rightarrow f_{clk} \leq \frac{1}{n T_{pd} + T_s}$$

SEPTEMBER 2008						
Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					



Day 254 H2 WEEK 37

SEPTEMBER 2008

WEDNESDAY

IMPORTANT

Synchronous Counters

Synchronous up & down counter

→ A common clock triggers all the flip flops simultaneously.


→ The counting sequence is independent of the or the edge triggering.

→ It consist of a series connection of T flip flop (or other flip flops converted into T flip flop)

→ The T flip flop in the LSB position is always in the toggle mode ($T=1$).

→ A flip flop in a higher significant position toggles when the o/p. of all the lower significant flip flops are equal to 1.

4-bit ^{series} Binary-up Counter



clock

Day	Mo	Tu	We	Th	Fr	Sa	Su
30							
31							
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							

2008 SEPTEMBER

IMPORTANT

THURSDAY

11

Clock I/p terminal → Ripple counter
Data I/p → Synchronous counter

WEEK 37 Day 255 H2

State Transition conditions

- Q_0 toggles on every clock pulse
- Q_1 toggles when $Q_0 = 1$ & clock is applied.
- Q_2 toggles when $Q_1, Q_0 = 1$ & clock is applied.
- Q_3 toggles when $Q_2, Q_1, Q_0 = 1$ & clock is applied.
- Series refers to the series of AND gates met the flip flops.

Clock	Q_3	Q_2	Q_1	Q_0	
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	2
3	0	0	1	1	3
4	0	1	0	0	4
5	0	1	0	1	5
6	0	1	1	0	6
7	0	1	1	1	7
8	1	0	0	0	8
9	1	0	0	1	9
10	1	0	1	0	10
11	1	0	1	1	11
12	1	1	0	0	12
13	1	1	0	1	13
14	1	1	1	0	14
15	1	1	1	1	15
16	0	0	0	0	
17	0	0	0	1	

∴ MOD 16 counter

SEPTEMBER 2008

Day	Mo	Tu	We	Th	Fr	Sa	Su
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							

→ To construct a Down counter, connect \bar{Q} as the i/p to the next stage.


→ In an n bit series counter

$$T_{\text{clk}} \geq T_{PD} + (n-2) T_{PD} \quad \begin{matrix} \text{(flip flop)} \\ \text{(AND gate)} \end{matrix}$$

$$f_{\text{clk}} \leq \frac{1}{T_{PD} + (n-2) T_{PD}} \quad \begin{matrix} \text{(FF)} \\ \text{(AND)} \end{matrix}$$

→ Time period is dependent on the no. of flip flop stages.
This problem has resolved in a parallel counter.

4 bit Parallel Binary Up Counter



$$T_{\text{clk}} \geq T_{PD} + T_{PD} \quad \begin{matrix} \text{(FF)} \\ \text{(AND)} \end{matrix}$$

Day	Mon	Tue	Wed	Thu	Fri	Sat
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

$$f_{\text{clk}} \leq \frac{1}{T_{PD} + T_{PD}}$$

→ Time period is independent on the no. of flip flop stages.


Synchronous Counter Design For Any Random Counting Sequence.

Two D flip flops are connected as a synchronous counter that goes through the following $Q_1 Q_0$ sequence,

00 → 11 → 01 → 10 → 00 → ...
The connections to the i/p D_1 & D_0 are,

- $D_1 = Q_0$, $D_0 = Q_1$
- $D_1 = \bar{Q}_1$, $D_0 = \bar{Q}_0$
- $D_1 = (Q_1 Q_0 + \bar{Q}_1 \bar{Q}_0)$, $D_0 = Q_1$
- $D_1 = (\bar{Q}_1 Q_0 + Q_1 \bar{Q}_0)$, $D_0 = \bar{Q}_1$

Day 258-88
SUNDAY 14



Total no. of states = $N = 4$
∴ total no. of flip flop reqd = $n = 2$

Count state	Next state	Flip flop i/p's
Q_1 Q_0	Q_1 Q_0	D_1 D_0
0 0	1 1	1 1
0 1	1 0	1 0
1 0	0 0	0 0
1 1	0 1	0 1

Day	Mon	Tue	Wed	Thu	Fri	Sat
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

15

DAY 259/07 WEEK 38


MONDAY

SEPTEMBER 2008

IMPORTANT


$$D_0 = Q_0 \bar{Q}_1 + \bar{Q}_0 Q_1 = \bar{Q}_0 (\bar{Q}_1 + Q_1) = \bar{Q}_0$$

$$D_1 = \bar{Q}_0 \bar{Q}_1 + Q_0 Q_1 = Q_0 \oplus Q_1$$



clock

What are the counting states (Q_1, Q_0) for the counter



clock

- (a) 11, 10, 00, 11, 10
 (b) 01, 10, 11, 00, 01
 (c) 00, 11, 01, 10, 00
 (d) 01, 10, 00, 01, 10

AUGUST 2008						
Su	Mo	Tu	We	Th	Fr	Sa
31					1	2
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

2008 SEPTEMBER

WEEK 38

DAY 260/07

TUESDAY

16

IMPORTANT

Q_1, Q_0	J_1	K_1	J_2	K_2
00	1	1	1	1
01	0	0	0	1
10	1	1	0	1
11	1	1	1	1

Ring Counter

- It is a circular shift register.
- An n bit counter has n states.
- If the i/p frequency is f , the o/p freq of each flip flop is f/n .
- At any instant, only one flip flop is set & all other flip flops are cleared.

Johnson Counter

- Also known as: twisted ring counter, switch tail counter
- An n bit counter has $2n$ states.
- If the i/p freq is f , the o/p freq of each flip flop is $f/2n$.
- The o/p needs to be decoded.
- A total of $2n$ decoding gates are required.

SEPTEMBER 2008						
Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					



DAY 26105 WEEK 38

WEDNESDAY

SEPTEMBER 2008

IMPORTANT

→ These gates are either 2-input AND gates or 2-input NOR gates.

Number System

→ Radix / of a Number System (r)

→ The radix defines the no. of elements in the system.

→ The elements of a no. system are derived from decimal system of the English alphabet in such a way that,

→ $r < 10 \Rightarrow$ the first r decimal digits
→ $r = 10 \Rightarrow$ the decimal items itself
→ $r > 10 \Rightarrow$ digits 0 to 9
the first $(r-10)$ English letters.

RADIX POINT

→ In the decimal no. 11040

known as decimal point or radix point (equivalent)

→ ~~In general~~
→ $r = 2 \Rightarrow$ binary point
 $r = 8 \Rightarrow$ octal
 $r = 16 \Rightarrow$ hexadecimal

AUGUST 2008						
Su	Mo	Tu	We	Th	Fr	Sa
31					1	2
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

$$\begin{aligned} 2006 &= 2 \times 10^3 + 2 \times 10^2 + 0 \times 10^1 + 6 \times 10^0 \\ &= 2 \times 10^3 + 2 \times 10^2 + 0 \times 10^1 + 6 \times 10^0 \end{aligned}$$

2008 SEPTEMBER

IMPORTANT

WEEK 38 DAY 26204

THURSDAY

18

→ In general a decimal no. $a_n \dots a_2 a_1 a_0$ is a shorthand of $(a_n \times 10^n) + \dots + (a_2 \times 10^2) + (a_1 \times 10^1) + (a_0 \times 10^0)$

→ in general for any radix r

$$(a_n \times r^n) + \dots + (a_2 \times r^2) + (a_1 \times r^1) + (a_0 \times r^0)$$

$$\begin{aligned} \text{eg, } (1101)_2 &= 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 \\ &= 8 + 4 + 0 + 1 \\ &= 13 \end{aligned}$$

→ The unique property of the above expression is that it gives the decimal equivalent of the given number.

→ In the binary no. system,

$$(a_n \times 2^n) + \dots + (a_2 \times 2^2) + (a_1 \times 2^1) + (a_0 \times 2^0)$$

$$(a_n \times 2^n) + \dots + (a_4 \times 2^4) + (a_3 \times 2^3) + (a_2 \times 2^2)$$

Weights expressed by 2

→ $a_n \dots a_3 a_2 a_1 a_0$ are either 0 or 1.

∴ decimal equivalent of a binary no. is obtained by simply adding the weights of all those bits positions where a 1 is present

SEPTEMBER 2008						
Su	Mo	Tu	We	Th	Fr	Sa
					1	2
					3	4
					5	6
					7	8
					9	10
					11	12
					13	14
					15	16
					17	18
					19	20
					21	22
					23	24
					25	26
					27	28
					29	30

19

Day 263/103 WEEK 38

FRIDAY

SEPTEMBER 2008

IMPORTANT

Conversion of a decimal no. to radix r

→ Separate the integer & fraction parts.

Conversion of integer part:

→ Divide the integer & the subsequent quotients by r, until the quotient becomes 0.

Write the remainders in the reverse order.

eg ① $(53)_{10} = (?)_2 = (110101)_2$

2	53	
2	26	1
	13	0
	6	1
	3	0
	1	1
	0	1

② $(422)_{10} = (?)_6 = (1542)_6$

6	422	
	70	2
	11	4
	1	5
	0	1

Conversion of fractional part:

→ Multiply the fractions by r until the fractional part becomes 0 or the desired level of accuracy is achieved.

AUGUST 2008						
30	1	2	3	4	5	6
31	1	2	3	4	5	6
1	2	3	4	5	6	7
2	3	4	5	6	7	8
3	4	5	6	7	8	9
4	5	6	7	8	9	10
5	6	7	8	9	10	11
6	7	8	9	10	11	12
7	8	9	10	11	12	13
8	9	10	11	12	13	14
9	10	11	12	13	14	15
10	11	12	13	14	15	16
11	12	13	14	15	16	17
12	13	14	15	16	17	18
13	14	15	16	17	18	19
14	15	16	17	18	19	20
15	16	17	18	19	20	21
16	17	18	19	20	21	22
17	18	19	20	21	22	23
18	19	20	21	22	23	24
19	20	21	22	23	24	25
20	21	22	23	24	25	26
21	22	23	24	25	26	27
22	23	24	25	26	27	28
23	24	25	26	27	28	29
24	25	26	27	28	29	30

2008 SEPTEMBER

WEEK 38 Day 264/102

SATURDAY

20

IMPORTANT

→ Write the integers in the same order.

eg ① $(0.625)_{10} = (?)_4 = (0.22)_4$

$0.625 \times 4 = 2.500$
 $0.500 \times 4 = 2.000$

② $(0.840)_{10} = (?)_2 = (0.11010)_2$

$0.840 \times 2 = 1.680$
 $0.680 \times 2 = 1.360$
 $0.360 \times 2 = 0.720$
 $0.720 \times 2 = 1.440$
 $0.440 \times 2 = 0.880$

Octal & Hexadecimal Conversion

→ To convert from octal to binary, write the 3-bit binary equivalent of each octal digit.

eg $(76.21)_8 = (111\ 110.010\ 001)_2$

→ To convert from hexadecimal to binary, write the 4-bit binary equivalent of each hexadecimal digit.

eg $(D6.A2)_{16} = (1101\ 0110.1010\ 0010)_2$

SEPTEMBER 2008						
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

22

DAY 266/300 WEEK 39

MONDAY

SEPTEMBER 2008

IMPORTANT

→ To convert from binary to octal, start from the binary point & form groups of 3 bits. Then write the octal equivalent of each group.

eg $(011010.010110)_2 = (32.26)_8$

→ To convert from binary to hexadecimal, start from the binary point & form groups of 4 bits. Then write the hexadecimal equivalent of each group.

eg $(01100110.10100010)_2 = (66.A2)_{16}$

→ The no. of 1's in the binary representation of $13 \times 4096 + 15 \times 256 + 5 \times 16 + 3$ are

Ans $(3 \times 16^3 + 15 \times 16^2 + 5 \times 16^1 + 3 \times 16^0)$

$= (3F53)_{16}$

$= (0011111101010011)_2$

$= 10 \rightarrow 1's$

Complements

→ In any system, there are 2 types of complements
 1. Diminished Radix Complement
 2. $(r-1)'s$ complement

AUGUST 2008						
Mo	Tu	We	Th	Fr	Sa	Su
						1
						2
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

2008 SEPTEMBER

WEEK 39 DAY 267/300

TUESDAY

23

IMPORTANT

① Radix complement / $r's$ complement

→ The $r's$ complement can be obtained by adding 1 to the $(r-1)'s$ complement.

$(r-1)'s$ complement

→ The $(r-1)'s$ complement of a no. N , of radix r & having n no. of digits is given by $r^n - 1 - N$

→ For the decimal no. system ($9's$ complement) subtract the individual digits from 9

eg
$$\begin{array}{r} N = \quad 6 \quad 7 \quad 9 \quad 3 \\ \quad \quad 3 \quad 2 \quad 0 \quad 6 \end{array}$$

→ For the binary no. system ($1's$ complement) change all 0's to 1's & 1's to 0's

eg
$$\begin{array}{r} N = \quad 1 \quad 0 \quad 1 \quad 0 \\ \quad \quad \downarrow 1's \text{ complement} \\ \quad \quad 0 \quad 1 \quad 0 \quad 1 \end{array} \quad \begin{array}{r} 1111 \\ -1010 \\ \hline 0101 \end{array}$$

⇒ $1/r$ $(r-1)'s$ complement in any other radix is obtained by subtracting the individual digits from $(r-1)$.

SEPTEMBER 2008						
Mo	Tu	We	Th	Fr	Sa	Su
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

24

Day 268-098 Week 39

WEDNESDAY

SEPTEMBER 2008

IMPORTANT

1's complement

The 1's complement of a no. N , of radix r & having n no. of digits is given by:

$$r^n - N, \text{ when } N \neq 0$$

$$0, \text{ when } N = 0$$

→ For decimal no. system (10's complement)

① Leave all the least significant 0's unchanged.
② Subtract the first digit significant, non zero digit, from 10.

③ Subtract all higher significant digits from 9.

eg $N = \begin{array}{r} 99910 \\ 697800 \\ \hline 302700 \end{array}$

→ For binary no. system (2's complement)

① Leave all the least significant 0's unchanged.
② Leave the first least "1" unchanged.
③ Change all higher significant 0's to 1's and 1's to 0's.

AUGUST 2008						
Su	Mo	Tu	We	Th	Fr	Sa
					1	2
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

eg $N = \begin{array}{r} 101100 \\ 010100 \end{array}$

01/001
010100

2008 SEPTEMBER

IMPORTANT

Week 39 Day 269-097

THURSDAY

25

Signed Binary Numbers

System of unsigned numbers

5
→ Always (8 only) +ve no.
→ Only exception is 0.

System of Signed No

+5, -5
Both +ve & -ve no.

Sign Bit

→ In signed binary no. the MSB bit is assigned as the sign bit in such a way that,

→ Sign bit = 0 → +ve no.
→ Sign bit = 1 → -ve no.

[Note] The above allocation remains the same irrespective of the signed binary representation used.

Signed Binary Representation

+ve no.
Represented in
→ signed magnitude system

-ve no.
→ signed mag. sys/
signed complement sys.
→ Signed 1's complement sys.
→ Signed 2's complement sys.

Disk 273-093 Wreck 40

0400

011

SEPTEMBER 2008

IMPORTANT

Addition of Signed Binary Numbers.

Steps

- (1) The two operands are represented in the SMS.
- (2) The n " " " " " S 2's C.S.
- (3) The 2 operands, including the sign bit, are added.
- (4) A carry, if generated, is discarded.
- (5) The result, if true (sign bit = 0) is automatically in the SMS.
- (6) The result, if one (sign bit = 1) is automatically in the S 2's C.S.

eg $\begin{array}{r} +11 \\ +4 \end{array} \rightarrow \begin{array}{r} 01011 \\ 00100 \\ \hline 01111 \end{array} \rightarrow +15$

$\begin{array}{r} +11 \\ -4 \\ \hline \end{array}$
 \rightarrow
 $\begin{array}{r} 01011 \\ 11100 \\ \hline 00111 \end{array}$
 $\rightarrow +7$

align

10101
 11100
 1010001
 die guerd
 10111
 +15
 die 2-75

2008 SEPTEMBER

70010

WVIA 40 Call 274-0977

TUESDAY

30

(9) $-11 \Rightarrow 10101$ self
 $+4 \Rightarrow 00100$ anti
 $\hline 11001$ 10000
11001
 \downarrow 2's complement 00111
 $\hline 00111$ $\Rightarrow +7$ dec = -7

Ranges of Different Number Representations

- unsigned : 0 to $2^n - 1$
- Signed mag. sys: $-(2^{n-1}-1)$ to $+(2^{n-1}-1)$
- Signed 1's C.S. : $-(2^{n-1}-1)$ to $+(2^{n-1}-1)$
- ↳ not implemented in real world envt. as 0 has 2 representations i.e. +0 & -0 ; i.e. why 2's complement is implemented.
- Signed 2's C.S. : $-(2^{n-1})$ to $+(2^{n-1}-1)$

[NOTE]: The SMS & S.I.C.S. have 2 different representations for D, i.e. +02-0.

x	y	z	25 CS.	15 CS.	3MS
0	0	0	+0	+0	0
0	0	1	+1		
0	1	0	+2		
0	1	1	+3		
1	0	0	+4		
1	0	1	+5		
1	1	0	+6		
1	1	1	+7		

$$\begin{array}{r} 1000 \\ - 700 \\ \hline 300 \\ - 120 \\ \hline 180 \end{array}$$

SEPTEMBER 2008						
Su	Mo	Tu	We	Th	Fr	Sa
	1	2	3	4	5	6
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30				



Complement of a fraction no.

→ $(R-1)$'s complement

→ Subtract the individual digits from $R-1$.

eg find 9's complement of $(6793.214)_{10}$

$$N = \begin{array}{r} 999999 \\ 6793.214 \\ \hline 3206.785 \end{array}$$

→ 8's complement

find the $(R-1)$'s complement & then add 1 to the rightmost digit.

$$\begin{array}{r} \text{eg, find 10's complement of } (6793.214)_{10} \\ 3206.785 \\ +1 \\ \hline 3206.786 \end{array}$$

Bit Extension in S.C.S.

→ To extend the no. of bits in S.C.S. simply rewrite the sign bit repeatedly.

$$\begin{array}{l} \text{eg, } 1101 = 111101 \\ 0101 = 000101 \end{array}$$

SEPTEMBER 2008

Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30				

4 bit 2's complement representation of a decimal no.
Is 1000. The no. is

$$(a) +8 \quad (b) 0 \quad (c) -7 \quad (d) -8$$

$$\text{Ans } 1000 \xrightarrow{2's} 1000 = -0 \rightarrow +0 \quad \text{X}$$

Now using bit extension, we write

$$11000 \xrightarrow{2's} 01000 \rightarrow +8 \quad \text{Ans } -8$$

Overflow

→ Overflow is said to occur when the sum of 2 n -bit binary numbers crosses the range of n -bits.

→ Range of 2's C.S. = $-(2^{n-1})$ to $+(2^{n-1}-1)$


$$\text{eg for } n=4, \text{ range} = -8 \text{ to } +7$$

∴ overflow will occur when the sum is < -8 or $> +7$.

→ overflow may occur only when both operands are +ve or both operands are -ve.

$$\begin{array}{r} \text{eg } \begin{array}{r} +5 \\ +4 \\ \hline 0101 \\ 0100 \\ \hline 1001 \end{array} \quad \begin{array}{r} -5 \\ -4 \\ \hline 1011 \\ 1010 \\ \hline 0101 \end{array}$$

∴ overflow



Overflow out overflow

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

Interval

So overflow will occur when $\bar{x}y\bar{z} + x\bar{y}\bar{z}$

(Cn) (Cn)

0 1 0 0

0 1 0 0

0 1 0 0

1 0 0 1

(Cn) (Cn)

0 0 0 0

1 0 1 1

1 1 0 0

1 0 1 1

So overflow when $C_n \oplus C_{n-1}$

The cond. of overflow may be detect in the following ways:

$\rightarrow \bar{x}y\bar{z} + x\bar{y}\bar{z}$

$\rightarrow C_n \oplus C_{n-1}$

Boolean Algebra

For the set of element $B = \{0, 1\}$, AND, OR & NOT operations are defined as

AND operation

A	B	A.B
0	0	0
0	1	0
1	0	0
1	1	1

OR operation

A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

SEPTEMBER 2008

Su	Mo	Tu	We	Th	Fr	Sa
	1	2	3	4	5	6
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30				

$\rightarrow AA = A$
 $A\bar{A} = 0$
 $A \cdot 0 = 0$
 $A \cdot 1 = A$

$A+A = A$
 $A+\bar{A} = 1$
 $A+0 = A$
 $A+1 = 1$

Not spec

A	A
0	1
1	0

Operator Precedence

BRACKET

NOT

AND

OR

Basic Theorem of Boolean Algebra

Involution

$\bar{\bar{A}} = A$

De-Morgan

$$\overline{A \cdot B \cdot C} = \bar{A} + \bar{B} + \bar{C}$$

$$\overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C}$$

Absorption

$$A + AB = A$$

$$A(1+B) = A$$

Associativity

$$A(BC) = (AB)C$$

$$A+(B+C) = (A+B)+C$$

Distribution Theorem

$$A+BC = (A+B) \cdot (A+C)$$

$$A+\bar{A}B = (A+\bar{A})(A+B) = A+B$$

OCTOBER 2008

Su	Mo	Tu	We	Th	Fr	Sa
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				

06

DAY 280-086 WEEK 41

MONDAY

OCTOBER 2008

IMPORTANT

$$A + A\bar{B} = (A + \bar{A})(A + B) = A + B$$

$$\bar{A} + AB = (\bar{A} + A)(\bar{A} + B) = \bar{A} + B$$

$$\bar{A} + A\bar{B} = (\bar{A} + A)(\bar{A} + \bar{B}) = \bar{A} + \bar{B}$$

$$\textcircled{1} AB + (\bar{A} + \bar{B})CD \quad \text{Simplify}$$

$$\begin{aligned} &= AB + (\bar{A}CD) + (\bar{B}CD) \\ &= (A + \bar{A})(B + CD) + \bar{B}CD \\ &= B + CD + \bar{B}CD \\ &= (B + \bar{B})(B + CD) + CD \\ &= B + CD + CD \end{aligned} \quad \begin{array}{l} AB + \bar{A}\bar{B}CD \\ = AB + CD \end{array}$$

The boolean f^n
 $\bar{x}y + xy + \bar{x}y$ is equivalent to

$$\text{Ans } \frac{\bar{x}(\bar{y} + y) + xy}{\bar{x} + xy} = \frac{\bar{x} + xy}{\bar{x} + y}$$

$$\begin{aligned} \textcircled{1} &= AB + BC + \bar{A}C \\ &= AB + BC \cdot 1 + \bar{A}C \\ &= AB + BC(\bar{A} + A) + \bar{A}C \\ &= AB + BCA + BCA + \bar{A}C \\ &= AB(1 + C) + \bar{A}C(B + 1) \\ &= AB + \bar{A}C \end{aligned}$$

Compact 2008

Su	Mo	Tu	We	Th	Fr	Sa
	1	2	3	4	5	6
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30				

2008 OCTOBER

WEEK 41 DAY 281-085

TUESDAY

07

IMPORTANT

Redundancy Theorem / Consensus Theorem

Applicable when

- 3 variables are present (eg A, B, C)
- each variable is used 2 times
- only 1 literal is complemented (eg \bar{A})

Then the term which contains neither A nor \bar{A} becomes the redundant term.
 This term is eliminated.

$$\begin{aligned} 1/ly & \bar{A}B + BC + AC &= \bar{A}B + AC \\ & \bar{A}\bar{B} + BC + AC &= \bar{A}\bar{B} + BC \\ & \bar{A}B + \bar{B}C + AC &= \bar{A}\bar{B} + \bar{B}C \\ & AB + \bar{B}\bar{C} + AC &= \bar{A}\bar{B} + \bar{B}\bar{C} \\ & AB + BC + \bar{A}C &= \bar{A}C + AB \\ & AB + BC + AC &= \bar{A}\bar{C} + BC \end{aligned}$$

This theorem is also applicable for the POS form.

$$\text{eg } (A+B)(\bar{B}+C)(A+C) = (A+B)(\bar{B}+C)$$

The 3rd point of the theorem can be manipulated as 'Each literal is complemented except one'.

$$\begin{aligned} \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C} &= \bar{A}\bar{B} + \bar{B}\bar{C} \\ (\bar{A} + B)(\bar{B} + C)(\bar{A} + C) &= (\bar{A} + B)(\bar{B} + C) \end{aligned}$$

OCTOBER 2008

Su	Mo	Tu	We	Th	Fr	Sa
				1	2	3
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31

08

DAY 282-084 WEEK 41

WEDNESDAY

OCTOBER 2008

IMPORTANT

Transposition Theorem

$$\begin{aligned}
 (A+B)(A+C) &= A \cdot A + A \cdot C + A \cdot B + B \cdot C \\
 &= A + AC + AB + BC \\
 &= A(1 + C + B) + BC \\
 &= A + BC
 \end{aligned}$$

$$\begin{aligned}
 \text{Why } (A+B)(A+C) &= A + BC \\
 (A+B)(A+B) &= A \\
 (A+B)(A+B) &= A
 \end{aligned}$$

$$\begin{aligned}
 (A+B+C)(A+B+C)(A+B+C) \\
 &= [(A+B) + C \cdot C] (A+B+C) \\
 &= (A+B)(A+B+C) \\
 &= A + B \cdot (B+C) \\
 &= A + B \cdot C
 \end{aligned}$$

Solving trick

$$\begin{aligned}
 (ABC + A\bar{B}C + AB\bar{C} + A\bar{B}\bar{C}) \\
 A + A + A + A = A \\
 \Rightarrow A = A + A + A + A \\
 ABC + A\bar{B}C + AB\bar{C} + A\bar{B}\bar{C} + ABC + A\bar{B}C + AB\bar{C} + A\bar{B}\bar{C} \\
 = BC(A+A) + AC(B+B) + AB(\bar{C}+C) \\
 = AB + BC + AC
 \end{aligned}$$

SEPTEMBER 2008						
Su	Mo	Tu	We	Th	Fr	Sa
	1	2	3	4	5	6
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30				

2008 OCTOBER

WEEK 41 DAY 283-085

THURSDAY

09

IMPORTANT

If $x=1$ in the logic eqn:
 $([X+Z] \cdot [\bar{Y} + (\bar{Z} + XY)]) \cdot [\bar{Z} + \bar{Z}(XY)] = 1$

then

$$\text{a) } Y=Z \quad \text{b) } Y=\bar{Z} \quad \text{c) } Z=1 \quad \text{d) } Z=0$$

$$\Rightarrow (\quad) \cdot (\quad) = 1$$

$$\Rightarrow \underbrace{X+Z}_{1} \cdot \underbrace{[\bar{Y} + (\bar{Z} + XY)]}_{1} = 1$$

$$\begin{aligned}
 &\Rightarrow \bar{Z} + \bar{Z}(XY) = 1 \\
 &\Rightarrow \bar{Z} = 1 \\
 &\Rightarrow Z = 0
 \end{aligned}$$

Duality Principle / Dual

→ used to convert the logic into its logic vice versa.

Procedure:

→ interchange the AND & OR operations
 → " " 0's & 1's.

$$\text{eg. } ABC + \bar{A}BC + AB\bar{C}$$

$$\begin{aligned}
 &\downarrow \text{Dual} \\
 &(A+\bar{B}+C)(\bar{A}+B+C)(A+B+\bar{C})
 \end{aligned}$$

$$\text{a) } A+1=1 \quad \text{dual}, \quad A \cdot 0 = 0$$

OCTOBER 2008						
Su	Mo	Tu	We	Th	Fr	Sa
			1	2	3	4
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

→ Finding the dual of an expression 2 times gives back the original expression.

→ Self Dual Expressions

→ finding the dual only once gives back the original expression.

→ with n variables, a total of 2^{n-1} self dual expressions can be formulated.

Inspect the following exp. for self duality.

$$\textcircled{1} AB + BC + AC \quad \text{SOP}$$

↓ dual

$$\begin{aligned} (A+B)(B+C)(A+C) & \quad \text{pos connect to get for compare} \\ &= (B+AC)(A+C) \\ &= AB + AC + AC \end{aligned}$$

∴ self dual

$$\textcircled{2} AB + BC + AC$$

↓ dual

$$\begin{aligned} (A+B)(B+C)(A+C) \\ &= (B+AC)(A+C) \\ &= BA + BC \end{aligned}$$

∴ Not self dual

SEPTEMBER 2008						
Su	Mo	Tu	We	Th	Fr	Sa
	1	2	3	4	5	6
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30				

Complement

→ obtain using the DeMorgan's theorem.

→ Procedure:

→ Interchange the AND & OR operations

→ complement each literal

$$\text{eg} \textcircled{1} ABC + AB\bar{C} + A\bar{B}C$$


$$\downarrow \text{complement}$$

$$(\bar{A} + \bar{B} + \bar{C})(A + \bar{B} + C)(A + B + \bar{C})$$

$$\textcircled{2} A + 1 = 1 \quad \text{complement} \rightarrow \bar{A} \cdot 0 = 0$$


Venn Diagram

Graphical approach of boolean representation of simplification.




$$\begin{array}{l} AB \\ \bar{A}\bar{B} \\ \bar{A}B \\ A\bar{B} \\ AB \end{array}$$

SUNDAY 12




$$\begin{aligned} I &= AB + A'B + AB' \\ &= A(B+B') + \bar{A}B + \bar{A}B' \\ &= A + B \end{aligned}$$

OCTOBER 2008						
Su	Mo	Tu	We	Th	Fr	Sa
			1	2	3	4
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	

A00
B00
C00
D00
E00
F00
G00
H00
I00
J00
K00
L00
M00
N00
O00
P00
Q00
R00
S00
T00
U00
V00
W00
X00
Y00
Z00


$$f = AB$$




$$g = A$$

A00
B00
C00
D00
E00
F00
G00
H00
I00
J00
K00
L00
M00
N00
O00
P00
Q00
R00
S00
T00
U00
V00
W00
X00
Y00
Z00

logic gate performed
is EXNOR



A00
B00
C00
D00
E00
F00
G00
H00
I00
J00
K00
L00
M00
N00
O00
P00
Q00
R00
S00
T00
U00
V00
W00
X00
Y00
Z00

$$g = 1$$



$$g = 0$$

Positive & Negative Logic

A00
B00
C00
D00
E00
F00
G00
H00
I00
J00
K00
L00
M00
N00
O00
P00
Q00
R00
S00
T00
U00
V00
W00
X00
Y00
Z00A00
B00
C00
D00
E00
F00
G00
H00
I00
J00
K00
L00
M00
N00
O00
P00
Q00
R00
S00
T00
U00
V00
W00
X00
Y00
Z00

→ It has nothing to do with polarity
of the signals.

SEPTEMBER 2008						
	1	2	3	4	5	6
7	8	9	10	11	12	13
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30				

	+	-	+	-
0	0V	6V	-3	-6
1	5V	1V	-1	-6

A00
B00
C00
D00
E00
F00
G00
H00
I00
J00
K00
L00
M00
N00
O00
P00
Q00
R00
S00
T00
U00
V00
W00
X00
Y00
Z00

→ The t/p & o/p of a logic gate are specified
in terms of a low level signal (L)
and a high level signal (H).


→ A binary digital system is defined for
2 logic values, logic 0 & logic 1.

→ ∴ 2 assignments are possible.

L ⇒ logic 0
H ⇒ logic 1 } +ve logic system

L ⇒ logic 1
H ⇒ logic 0 } -ve logic system

Note: +ve & -ve logic does not refer to
the polarity of the signals.



Assuming +ve logic

x	y	f
0	0	0
0	1	0
1	0	0
1	1	1

AND gate

→ +ve logic AND gate ≡ -ve logic OR gate

x	y	f
0	0	1
0	1	1
1	0	1
1	1	0

Assuming -ve logic

x	y	f
1	0	1
0	1	1
0	0	0
1	1	0

OR gate

OCTOBER 2008						
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				